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ABSTRACT 
The concept of averaging has been used extensively in the modeling of power 
electronic circuits to overcome their inherent time-variant nature. Among various 
methods, the PWM switch modeling approach is most widely accepted in the study of 
closed-loop stability and transient response because of its accuracy and simplicity. 
However, a non-ideal PWM switch model considering conduction losses is not available 
except for converters operating in continuous conduction mode (CCM) and under small 
ripple conditions. Modeling of conductior losses under large ripple conditions has not 
been reported in the open literature, especially when the converter operates in 
discontinuous conduction mode (DCM). In this dissertation, new models are developed to 
include conduction losses in the non-ideal PWM switch model under CCM and DCM 
conditions. The developed model is verified through two converter examples and the 
effect of conduction losses on the steady state and dynamic responses of the converter is 
also studied. 
Another major constraint of the PWM switch modeling approach is that it heavily 
relies on finding the three-terminal PWM switch. This requirement severely limits its 
application in modeling single-switch single-stage power factor correction (PFC) 
converters, where more complex topological structures and switching actions are often 
encountered. In this work, we developed a new modeling approach which extends the 
PWM switch concept by identifying the charging and discharging voltages applied to the 
inductors. The new method can be easily applied to derive large-signal models for a large 
group of PFC converters and the procedure is elaborated through a specific example. 
Finally, analytical results regarding harmonic contents and power factors of various 
PWM converters in PFC applications are also presented here. 
ACKNOWLEDGMENTS 
I'd like to express my sincere appreciation to my advisor, Dr. Issa Batarseh, for 
giving me the opportunity to work toward my Ph.D. degree at UCF and providing me 
with a pleasant and productive research environment. His sharp academic insight and 
strong encouragement pushed me steadily to my present achievement. This work would 
not have been completed without his excellent technical guidance and continued support. 
In particular, his warm personality and friendship made my experience at this university 
one of the most cherished of my life. 
I'd also like to thank my former advisor, Dr. Adrian Ioinovici, for bringing me 
into the wonderful field of power electronics. His extensive knowledge and serious 
attitude toward research has provided me with a role model in my academic study. 
I wish to take this opportunity to thank Dr. Huai Wei and Dr. Peter Kornetzky for 
providing me with the experimental data used in this work. Stimulating and productive 
discussions with them and, especially those with Mr. Chris Iannello and Dr. Shiguo Luo, 
helped me extend my understanding of power electronics. Their friendship made my 
study a joyhl and rewarding experience. 
I am extremely gratehl to my wife, Karen, for always being there with her love, 
care and support and for sharing with me my joy and success. I am greatly indebted to her 
and to our daughter, Joanna, for letting me turn my attention away from them and 
concentrate on my research over the years. 
Finally, I'd like to express my deepest gratitude and appreciation toward my 
parents and sisters, who always stood by me in the dificult years. This work, in large 
part, is a confirmation of their confidence in me. 
TABLE OF CONTENTS 
CHAPTER 1 INTRODUCTION mmmmmmommmmommmmmmmmmmmmmmmmmommmmmmmmmmmmmmmmmmmmmmmmmmmmmmommommmmmoommmmmmmmmmmmomml 
.................................................................................................... 1.1. Origin of Harmonics -2 
................................................................ 1.2. Single-Switch Single-Stage PFC Converters 8 
.................................................................................................... 1.3. Dissertation Outline 1 5 
CHAPTER 2 AVERAGE MODELING TECHNIQUE OF DCIDC 
CONVERTERS o m m m m ~ m m m ~ m m m m m m ~ m m m m m m m o m m ~ m ~ m m o m m m m m m m m m m m m m m m m m m m m m o ~ ~ m ~ o o m m m m m m m m m m m ~ o ~ ~ ~ m m ~ m o o m m m m m ~ m m m ~ ~ m o ~ ~ ~ m m m m m m m o m o m m m l 7  
................................................................................................................ 2.1. Introduction -17 
.................................................................................. 2.2. State-Space Average Modeling -20 
............................................................................ 2.2.1. Continuous conduction mode 1 
.......................................................................... 2.2.2. Discontinuous conduction mode 24 
.................................................................... 2.3. Three-Terminal P WM Switch Modeling 28 
............................................................................. 2.3.1 . Continuous conduction mode -29 
......................................................................... 2.3.2. Discontinuous conduction mode -32 
.......................... 2.4. The PWM Switch Model of the Flyback and Weinberg Converters 36 
.......................................................................................... 2.4.1 . The flyback converter 36 
..................................................................................... 2.4.2. The Weinberg converter -39 
................................................................... 2.5. Challenges in Modeling PFC Converters 43 
CHAPTER 3 POWER FACTOR AND HARMONICS I N  PWM CONVERTERSm.47 
................................................................................................................. 3.1. Introduction 47 
3.2. Definition of Power Factor and Total Harmonic Distortion ....................................... 48 
..................... 3.3. Power Factor and Harmonic Current Distortion of Basic PFC Circuits 50 
3.3.1. Buck PFC circuit .................................................................................................. 52 
3.3.2. Boost PFC circuit ................................................................................................. 55 
3.3.3. Buck-boost PFC circuit ....................................................................................... -60 
3.4. Output Voltage of the PFC Stage .............................................................................. -61 
3.5. Verification of the Power Factor and Harmonic Current Distortion in Basic PFC 
Circuits ............................................................................................................. -65 
3.6. Summary ..................................................................................................................... 70 
CHAPTER 4 SMALL-SIGNAL MODELING OF A SINGLE-SWITCH AC/DC 
PFC CIRCUIT BASED ON STATE-SPACE AVERAGING METHOD .................. 71 
4.1. Introduction ................................................................................................................. 71 
4.2. Review of the Circuit Operation ................................................................................. 74 
4.3. State-Space Averaging Model .................................................................................... 81 
............................................................................................... 4.3.1. Stea state model 83 Q 
4.3.2. Small signal dynamic model ................................................................................ 85 
4.4. Experimental Verification .......................................................................................... -92 
..................................................................................................................... 4.5. Summary 98 
CHAPTER 5 PWM SWITCH MODELING OF SINGLE-SWITCH POWER 
.................................... FACTOR CORRECTION CONVERTERS ~ ~ o o o ~ ~ ~ ~ ~ ~ o o ~ ~ ~ o ~ ~ o ~ ~ ~ ~ ~ ~ e ~ ~ 9 9  
5.1 . Introduction ................................................................................................................ -99 
.................. 5.2. Correcting the Pspice Large-Signal Model for DCM PWM Converters 102 
5.2.1 . Analysis and modification of the model ............................................................ 103 
.................................................................... 5.2.2. Verification of the modified model 105 
5.3. Modeling of Conduction Losses in PWM Converters ........................................ 1 0 7  
5.3.1 . Conduction losses in DCM converters .............................................................. 108 
5.3.2. Conduction losses in CCM converters ............................................................... 112 
5.3.3. Verification of the non-ideal PWM switch model ........................................ 1 14 
.................................. 5.4. Dynamic Modeling of Single-Switch PWM PFC Converters 123 
5.4.1. Derivation of the PWM switch model ............................................................... 123 
vii 
5.4.2. Verification of the derived model ..................................................................... 137  
....................... 5.4.3. Application of the modeling technique to other PFC converters 141 
5.5. Summary ................................................................................................................... 142 
CHAPTER 6 CLOSED LOOP DESIGN OF A DISTRIBUTED POWER SUPPLY 
............................................. SYSTEM WITH POWER FACTOR CORRECTION .I43 
6.1 . Introduction .............................................................................................................. -143 
6.2. Closed-Loop Design of Two Parallel PFC Converters ............................................. 145 
6.2.1 . Description of central limit control scheme ...................................................... 145  
6.2.2. Voltage loop controller design ........................................................................... 147 
6.2.3. Current loop controller design ........................................................................... 151 
................................. 6.3. Simulation Results of the DPS with Power Factor Correction 154 
6.4. Summary ................................................................................................................... 158 
..................................................................................... C H A P T E ~ ~  CONCLUSIONS 160 
LIST OF REFERENCES ............................................................................................. 163 
. . 
Vlll 
LIST OF TABLES 
...................................................................... Table 1 . 1 . IEEE 5 19 voltage distortion limits 5 
Table 1 .2.IEC 1000-3-2 harmonic current limits for class D electric equipment ............... 5 
Table 3-1 .Input harmonic current contents and power factors of the three basic PFC 
............................................................................................................... circuits 69 
........................................................ Table 5- 1 . Netlist of the Pspice VMLSDCM model 104 
Table 5.2.Netlist f the Pspice LOSSY-LSDCM model ................................................ 115 9 
......................................... Table 5.3.Netlist of the Pspice FORWARD-LSDCM model 137 
Table 6- 1 .Harmonic contents in the line current (220V line and 4A load current) ......... 158 
LIST ON FIGURES 
Fig . 1 1  Maximum permissible harmonic current per watt for class D electric 
............................................................................................................ equipment 5 
Fig . 1.2 . The PFC converter block diagram ....................................................................... 9 
.......................................................................... Fig . 1 .3 . Three basic DCIDC converters 10 
............... Fig . 1.4 . Inductor or line current waveform in CCM for boost PFC converter 12 
Fig . 1.5 . Line current waveform of the DCM Buck-boost PFC circuit in a half line 
................................................................................................................... cycle 13 
Fig . 1.6 . Block diagram of the single-switch single-stage ACIDC converter with 
.................................................................................................................. PFC 1 4  
Fig . 1.7 . Three typical S~-PFC AC/DC converter topologies: (a) Boost/flyback 
combination circuit, (b) Bclost/fo~rard combination circuit. (c) 
. . 
................................................................... Boost/forward combination circuit 1 6  
......................... Fig . 2- 1 . General block diagram of a switched-mode DC/DC regulator 18 
Fig . 2-2 . Inductor current waveform in CCM operation .................................................. 21 
Fig . 2.3 . Inductor current waveform in DCM operation .................................................. 25 
Fig . 2.4 . A PWM switch and its equivalent circuit model: (a) a PWM switch, (b) 
................................................................................... equivalent circuit model -30 
............................................................ Fig . 2.5 . Small signal model of the PWM switch 32 
Fig . 2.6 . The PWM switch model in DCM ...................................................................... 34 
Fig . 2.7 . Small signal model of the PWM switch in DCM .............................................. 35 
.................................................................... Fig . 2.8 . Topology of the flyback converter 37 
Fig . 2.9 . PWM switch model of the flyback converter: (a) CCM model, (b) DCM 
................................................................................................................ model -38 
Fig . 2- 10 . Topology of the Weinberg converter ................................................................ 40 
Fig . 2-1 1 . PWM switch model of the Weinberg converter: (a) CCM model. (b) DCM 
model ................................................................................................................ -40 
Fig . 3.1 . Buck converter operating in DCM: (a) Buck converter. (b) input current in 
a switching period ............................................................................................ -53 
Fig . 3.2 . Harmonic current distortion factor of the buck converter vs . conversion 
ratio ................................................................................................................... -55 
Fig . 3.3 . Power factor and total harmonic distortion of the buck converter vs . 
conversion ratio ................................................................................................. 55 
Fig . 3.4 . Boost converter operating in DCM: (a) Boost converter, (b) input current in 
a switching period ............................................................................................ 56 
Fig . 3.5 . Harmonic current distortion factor of the boost converter vs . conversion 
ratio ................................................................................................................... -59 
Fig . 3.6 . Power factor and total harmonic distortion of the boost converter vs . 
................................................................................................. conversion ratio 59 
Fig . 3.7 . Buck-boost converter operating in DCM: (a) buck-boost converter. (b) 
input current in a switching period .................................................................... 60 
Fig . 3.8 . A flybacwflyback combination PFC circuit ...................................................... 63 
Fig . 3.9 . Simulated waveforms of input currents drawn from the line source: (a) 
............................. Buck (M=l), (b) Boost (M=3.48). (c) buck-boost (M= 1.82) 68 
Fig . 3.10 . Experimental input current waveform of an ACIDC converter (vertical 
.............................................................................................. scale: 0.25Aldiv) -69 
Fig . 4- 1 . Basic circuit diagram of the PFC converter ...................................................... 75 
Fig . 4.2 . Key waveforms of the converter ...................................................................... -75 
Fig . 4.3 . Equivalent circuit of the PFC converter in each mode: (a) Mode I, (b) 
Mode 11, (c) Mode 111, (d) Mode IV .................................................................. 76 
Fig . 4.4 . Equivalent circuit of the averaged model .......................................................... 82 
........... Fig . 4.5 . Frequency responses for (a) input.to.output, and (b) control-to-output 89 
Fig . 4-6 . Small signal equivalent circuit model ............................................................... 92 
Fig . 4.7 . Simulated small signal frequency responses for (a) input.to.output, and (b) 
control-to-output ................................................................................................ 93 
Fig . 4.8 . Measured control-to-output frequency characteristics with the input of (a) 
120V (rms), and (b) 120V DC ........................................................................... 94 
Fig . 4.9 . Simulated control-to-output freq-iency characteristic with output capacitor 
ESR included .................................................................................................... -95 
. ........... Fig . 4- 10 Frequency response for a 1 10V DC input: (a) measured, (b) simulated 96 
........... . Fig . 4- 1 1 Frequency response for a 150V DC input: (a) measured, (b) simulated 97 
. .................................... Fig . 5.1 Pspice circuit diagram for DCM PWM switch model 104 
Fig . 5.2 . Controlled voltage source etbl vs . current i' (b = 2LfiJ;): (a) Pspice model. 
(b) corrected model ......................................................................................... 105 
Fig . 5.3 . Schematic diagram of the boost converter using the Pspice VMLSDCM 
model ............................................................................................................... 1 0 6  
Fig . 5.4 . Output voltage of the boost converter with the corrected VMLSDCM 
model ......................................................................................................... 1 0 6  
Fig . 5.5 . Output voltage of the boost converter with the existing Pspice VMLSDCM 
model ............................................................................................................ 107 
Fig . 5.6 . Inductor current with ideal (~olid line) and non-ideal (dashed line) 
components ................................................................................................. 1 0 8  
Fig . 5.7 . DCM PWM switch circuit model with conduction losses .............................. 112 
..................................... Fig . 5.8 . Ideal inductor current waveform for CCM condition 113 
........ Fig . 5.9 . Simulation results for the Buck converter with small conduction losses 118 
....... Fig . 5- 10 . Simulation results for the Boost converter with small conduction losses 118 
Fig . 5- 1 1 . Simulation results for the Buck converter with large conduction losses ........ 119 
Fig . 5- 12 . Simulation results for the Boost converter with large conduction losses ........ 119 
Fig . 5.13 . Control-to-output transfer functions of the ideal (0) and non-ideal (0)  Buck 
converters with a load resistance of 652 ...................................................... 1 2 1  
Fig . 5.14 . Input-to-output transfer functions of the ideal (0) and non-ideal ( 0 )  Buck 
converters with a load resistance of 6i2 .......................................................... 121 
xii 
Fig . 5-1 5 . Control-to-output transfer functions of the ideal (0) and non-ideal@) Boost 
..................................................... converters with a load resistance of 12Cl 122 
Fig . 5.16 . Input-to-output transfer functions of the ideal (0) and non-ideal ( 0 )  Boost 
converters with a load resistance of 12R ........................................................ 122 
Fig . 5- 1 7 . Leakage inductor current waveform (iL2(t)) .................................................. 1 2 4  
. .......... Fig . 5- 18 . A fictitious circuit which generates the current waveform in Fig 5-1 7 125 
Fig . 5- 19 . Simplified fictitious switching circuit of Fig . 5- 18 ......................................... 126 
Fig . 5-20 . PWM switch model of the fictitious switching circuit .................................... 128 
Fig . 5-2 1 . Simplified PWM switch model of the fictitious switching circuit .................. 129 
Fig . 5-22 . The complete large-signal circuit model of the PFC converter ....................... 131 
Fig . 5-23 . Simplified circuit model of the PFC converter (vl=2v, ) ................................ 132 
Fig . 5-24 . The final large-signal circuit model of the PFC converter (vl=2v, ) ............... 133 
Fig . 5-25 . Switching circuit block diagram of the output stage ....................................... 134 
Fig . 5-26 . Steady-state output and capacitor voltages from two approaches: (a) output 
. ...... voltage vs . input voltage, (b) storage capacitor voltage vs input voltage 138 
Fig . 5-27 . Bode plots of the small-signal frequency responses of the derived model (O- 
state space averaging model, n -derived model): (a) line-to-output, (b) 
control-to-output .............................................................................................. 139 
Fig . 5-28 . Load voltage transient waveforms predicted by simulating the actual circuit 
........................... (thick line) and the model under 50R to lOOR load change 140 
Fig . 5-29 . Large signal models for the PFC converters given in Figs . 1-7(a) and 1- 
7(b): (a) Boost/flyback combination circuit, (h) Boost/forward combination 
circuit ........................................................................................................... 1 4 1  
Fig . 6- 1 . Block diagram of two power supply systems: (a) centralized. (b) distributed 144 
Fig . 6-2 . Block diagram of a typical distributed power system ..................................... 146 
. .................................................................... Fig . 6.3 Block diagram of a CLC scheme 147 
Fig . 6.4 . Control-to-output voltage frequency response of the ACIDC converter: (a) 
magnitude. (b) phase ...................................................................................... -148 
Fig . 6.5 . Voltage loop gain for each ACIDC converter: (a) magnitude, (b) phase ........ 150 
... 
X l l l  
Fig. 6-6. Central limit current control scheme .............................................................. 15 1 
................................................... Fig. 6-7. Output current waveforms with GAS) = 0.2 152 
lo4 Fig. 6-8. Current loop gain for each AC/DC converter with Gci(s) = - 
S 
: (a) 
magnitude, (b) phase ...................................................................................... 1 5 3 
104 Fig. 6-9. Output current waveforms with G, (s) = - ................................................ 153 
S 
Fig. 6-10. Simulation waveforms using the actual switching circuit and a constant 
current controller: (a) load voltage (vo), (b) output current of each converter 155 
Fig. 6- 1 1 .  Simulation waveforms using the large-signal model and a constant current 
controller: (a) load voltage (vo), (b) output current of each converter ........... ,156 
Fig. 6- 12. Simulation waveforms using the large-signal model and a constant current 
controller: (a) load voltage (vo), (b) output current of each converter ........... ,157 
Fig. 6- 13. Input voltage and current waveforms with sudden load change (2A+ 4A) 
at t=80ms ......................................................................................................... 158 
xiv 
CHAPTER 1 
INTRODUCTION 
Modeling of switched-mode DCDC converters is a very important research area 
in power electronics. The need for dynamic models of the power stage lies in fact that the 
DCIDC converter goes through different circuit topologies within each switching period, 
depending on its operation modes. The overall response of all state variables with respect 
to external disturbanqes needs to be predicted such that this response could be controlled 
and minimized through properly designed control circuits. The purpose of the feedback 
loop is to remedy any undesirable dynamic nature and to optimize the overall 
performance of the power regulator. Once the model or the transfer function of the power 
stage is found, sophisticated control theory can be applied to design the controllers 
characterized in terms of the concepts such as loop gain, bandwidth and stability margins. 
The quality of power supply systems is evaluated fiom its voltage magnitude, 
frequency and waveform. In early stages, power systems were subjected only to some 
inconsistent transient disturbances such as breaker operation, load change and equipment 
fault, etc., as well as the effects of transformer nonlinearity. Voltage and current 
distortions were generally very small. During normal operation, power engineers were 
mainly concerned about providing a voltage with stable magnitude and frequency. Power 
quality were maintained at a satisfactory level through improvement of the transmission 
and distribution network, improvement of the equipment design and manufacturing as 
well as reactive power management and balancing on the busbars. 
1.1 Orinin of Harmonics 
The origin of harmonics can be traced back to the beginning of this century when 
mercury arc rectifiers emerged and found wide applications in electrochemical industry 
and ligh voltage direct current (HVDC) transmission in the 1930s. Since then, power 
system safe operation has encountered a new challenge: harmonics. Nonlinear loads, such 
as rectifiers, absorb non-sinusoidal current which is rich in high frequency components- 
harmonic currents, when connected to the ac line. These harmonic currents generate 
harmonic voltages when flowing through system impedance. They are superimposed on 
the hdarnental voltage and subsequently distorted the bus voltage waveform. 
The first noticeable effect of the consistent harmonic disturbances was on the 
communications systems because of their electromagnetic interference (EMI) with 
adjacent communication lines [I, 51. Since the mid-60s, harmonic problem has gradually 
attracted attention in the power engineering and is now becoming a pressing issue mainly 
because of the following reasons: 
1) Increased use of high power semiconductor switching components in energy 
conversion and motor drives such as in rolling mill machines, electric arc furnaces, 
HVDC, traction systems, etc. Loads with nonlinear characteristics such as rectifiers 
have gradually constituted the major portion of electrical loads in most of the power 
systems. 
2) High power rectifier loads usually dissipate large amount of reactive power during 
their normal operation, resulting in voltage fluctuation and excessive energy loss on 
the transmission lines. To improve system power factor and voltage regulation, shunt 
capacitors are used to provide the reactive power compensation. However, in a 
harmonic environment, these capacitors will resonant with system impedance at 
certain harmonic frequencies and cause greater voltage distortion, causing more 
serious harmonic pollution in power sy~tems. 
Most of the electrical equipment has been designed and manufactured to operate 
efficiently assuming ideal sinusoidal environment. In a polluted system, however, its 
operation may be deviated from the designed normal conditions. In additional to 
telephone interference, power system harmonics are found to be the major threat to the 
safe operation of the power systems. Some of their influences are [I-71: 
1) Affect the smooth operation of motors because of the presence of additional torque 
generated by the negative sequence harmonic currents. 
2) Results in excessive heating in transformers and motors by increasing magnetic core 
losses. 
3) Generate abnormal audible noises and lnechanical vibration of the transformers and 
motors. 
4) Cause malfunction of protection relays. 
5) Accelerate aging of insulating media. 
6) Increase instrument error. 
7) Overloading shunt capacitor banks. 
In view of the proliferation of the power electronic equipment connected to the 
utility grid, some national and international harmonic standards have been developed to 
limit harmonic current injection or to limit the harmonic voltages at the point of common 
coupling (PCC) [7-101 to protect power system safe operation. The two that draw most 
attention are the recommended IEEE 5 19- 1992 [a] and the IEC 1000 family [9]. Table 1 - 
1 shows the voltage distortion limits set by the standard IEEE 519. The underlined 
consideration of the standard is to prevent harmonic currents generated by nonlinear 
loads from interfere with other customers. In other words, the electric utility and the user 
of electric equipment are both responsible for improving the power quality. IEC 1000-3-2 
classifies power electronics equipment with a maximum input current less than or equal 
to 16A per phase into four categories. Among those the harmonic limits of the class D 
received the most attention since most of the switch-mode power conversion systems fall 
into this category. It also has a profound impact to the power electronics industry as it set 
the harmonic emission level for individual power equipment. Table 1-2 shows the 
harmonic current limits of this class and Fig. 1-1 gives a graphic presentation of the 
second column on maximum harmonic current per watt that can be generated by electric 
equipment. The IEC 1000 standard, once approved by the European Standardization 
Committee for Electrical Products, will be enforced by law in Europe in January 2001. 
Table 1 - 1. IEEE 5 19 voltage distortion limits 
Table 1-2. IEC 1000-3-2 harmonic current limits for class D electric equipment 
Bus voltage at PCC 
69kV and below 
69.00 1 kV through 1 6 1 kV 
161.001kV and above 
7 9 11 
nth harmonic 
Individual voltage 
distortion (%) 
3 .O 
1.5 
1 .O 
Harmonic order, n 
3 
5 
7 
-. 
9 
1 1  
131n139, odd harmonics 
Fig. 1-1. Maximum permissible harmonic current per watt for class D electric equipment. 
Total voltage distortion 
THD (%) 
5 .O 
2.5 
1.5 
Maximum permissible 
harmonic current per watt, 
mA/W 
3.4 
1.9 
1 .O 
0.5 
0.35 
3.85111 
Maximum permissible 
harmonic current, A 
2.30 
1.14 
0.77 
0.4 
0.33 
Refer to class A 
Solution for harmonic reduction and power quality improvement can be achieved 
by installing harmonic compensation equipment beside the rectifier loads or by 
modifying conversion topologies as well as developing new conversion techniques. 
The purpose of installing harmonic compensation equipment is to provide an 
1 alternate path for harmonic currents generated by the nonlinear loads to prevent them 
from flowing into the power systems. The following approaches have been proven to be 
very successful in the past several decades [l 1-1 71. 
1) Installing harmonic filter banks: to avoid resonance between reactive power 
compensation capacitors and system impedance at some harmonic frequencies, a 
carefully designed reactor is inserted into the capacitor branches such that the 
inductor-capacitor tuned to particular frequencies to provide a low impedance path to 
bypass one or more harmonic currents. The method is very effective for balanced 
systems where load variation is moderate. 
2) In systems where the load is subjected to large changes such as with the rolling mill 
machine, a Static Var Compensator (SVC) can be installed. The SVC contains a filter 
bank which is responsible for filtering out the harmonic currents and a reactive power 
regulator to compensate for variations in reactive power consumed by the load. 
3) Time-domain reactive power compensation: also called active filtering. This method 
is based on the theory that the distorted current absorbed by a nonlinear load can be 
decomposed into two perpendicular components: active component and reactive 
component. The active component has the same shape and is in phase with the 
supplying voltage. Its magnitude is determined by the active power of the load. 
Active filters eliminate harmonic currents by injecting a controlled current into the 
system with its magnitude equals that of the reactive component of the load current 
but has a 180" phase difference. 
Active filtering is becoming a viable alternative solution to SVC since it achieves 
both harmonic elimination and reactive power compensation at the same time. It is 
also insensitive to changes in system and load operation conditions. 
In addition to relying on external equipment and devices to prevent harmonic 
currents from polluting power systems, harmonic problem can also be alleviated 
effectively by minimizing harmonic current being generated. The traditional three-phase 
six pulse phase-controlled rectifier contains 5th, 7th, 1 I", 13", 17", . . ., harmonic currents 
with magnitude, of 115, 117, 111 1, 1113, 117, . . ., with respected to the fundamental 
current component for each harmonic current. By combining two six pulse rectifiers with 
30" phase shift in between, a three phase twelve pulse phase-controlled rectifier is 
obtained, with which the 5", 7fi, 17", . . ., harmonic currents can be significantly reduced, 
leaving only the smaller 1 lth, 13", . . ., harmonic currents present in the line current [2, 
It is noted that harmonic currents generated by many nonlinear loads including the 
six and twelve pulse rectifiers are in the frequency range of 2kHz. An alternative 
approach to perform power conversion from ac to dc is to utilize power electronic high 
frequency switching converters for input current shaping. This technique is called active 
power factor correction (PFC). The essence of this technique is to move the low 
frequency harmonic current components to much higher frequency range (>50kHz) 
where they are much easier to handle. Advantages of PFC technique include: 
1) The bulk and heavy line frequency transformer is ruled out. 
2) The line current of the PFC converter is in phase with the line voltage, no reactive 
power compensation needed. 
ACDC power conversion circuits from low to medium power level for 
computers, television sets, communication systems, etc., contribute a large portion of 
power electronics applications because of the huge quantities involved. Switched-mode 
PFC power supplies are rapidly replacing earlier linear power supplies across the full 
spectrum' of these applications. This dissertation is devoted to the analysis and modeling 
of the PFC converters. 
1.2 Single-Switch Sinale-Stage PFC Converters 
Figure 1-2 shows a block diagram for the PFC converter configuration. The fiont- 
end converter performs ac to dc conversion as well as line current shaping to obtain unity 
power factor. It serves as the interface between the line and the output stage converter 
which provides the required dc power to the load. 
Most of the switched-mode DCIDC converters can be directly utilized as the PFC 
converter by incorporating a full bridge diode rectifier at their input. Figure 1-3 shows 
three basic DCDC converter topologies. However, it should be noted that they present 
different input characteristics. For example, except in some special cases, the Buck 
converter and its derivations are not quite suited for power factor correction as they draw 
zero current fiom the line when the instantaneous input voltage is lower than the output 
voltage, exhibiting a dead zone in their input v-i characteristics [19-231. 
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Fig. 1-2. The PFC converter block diagram. 
It shouih, also be noted that energy balance fiom input to output for DCDC 
converters is maintained in each switching cycle under steady-state operation conditions. 
However, this power balance for AC/DC converters is only valid over each half line 
cycle. This basic difference between ACDC and DC/DC operations implies that a large 
energy storage tank must be present in the PFC circuit to accommodate large changes of 
the instantaneous input power and to sustain adequate power to the output converter in 
order to keep the load voltage constant. Generally speaking, this energy storage tank 
could be composed of inductors or capacitors or both. In many practical circuits, 
however, energy stored in electric rather than magnetic fonn is preferred and usually one 
or more capacitors are adopted. The need for storage capacitors is shown in Fig. 1-2 as 
C,. For some simple circuits, this C, c0~1c.i be the output capacitor of the converters in 
Fig. 1-3. 
(a) Buck converter 
(b) Boost converter 
(c) Buck-boost converter 
Fig. 1-3. Three basic DC/DC converters. 
Since power transferred fiom line to the storage capacitors varies sinusoidally and 
the load draws constant power fiom the capacitors, it is expected that voltage across the 
capacitors contains large secondary harmonic ripple. Very often, this voltage is very high 
and is also not in the right voltage level required by the load. To obtain a smooth and 
tightly regulated load voltage, an output stage DCIDC regulator is required, as shown in 
Fig. 1-2. Noted that the front-end PFC converter and the load converter are independent 
and are separately controlled, this type of ACDC conversion configuration is called two- 
stage scheme. 
Input current shaping method can be roughly classified into CCM and DCM 
approaches depending on the inductor current of the PFC converter. If, within each 
switching period, the inductor current always greater than zero, the PFC converter is said 
to operate in continuous conduction mode, or CCM. Otherwise, it operates in 
discontinuous conduction mode. 
Figure 1-4 shows the line current waveform when a CCM boost circuit is adopted 
as the front-end PFC converter. There are a number of control methods to enable the line 
current to track the line voltage. In Fig. 1-4, inductor current iL(t) is controlled to be 
within two sinusoidal current command limits, high limit iH,Jimit(t) and low limit iLPlimir(t). 
If iL(t) decreases below iL,limit(t), PFC converter controller turns on the switch to allow 
line voltage to charge the inductor. When the current reaches iHiimit(t), the controller turns 
off the switch. This type of control strategy is called hysteresis control with ielimit(t)- 
iLBlimit(t) = kl or iHlimit(t) =k2 iLVlirnit(t), where kl and k2 are constants (kz > 1). Obviously the 
inductor current charging and discharging time are changing with the line voltage, 
resulting in variable switching fiequency control. 
Variable fkequency current control can also be achieved without high limit 
iH,limit(t) command (constant on-time control with tm - tk = k, k is a constant) or without low 
limit illimit(t) command (constant off-time control with tk+l - tm = k, k is a constant). 
Variable frequency control makes input filter and closed-loop design difficult. A 
typical constant frequency control method is the peak current control. In Fig. 1-4, if tk+l- 
tk = Ts, Ts is the switching period and is constant, and also only the high current limit 
ielimit(t) is used. Constant frequency peak current control suffers from a subharmonic 
instability when the resulting charging time is greater than 50% of the switching period 
Ts. To avoid this problem, a stabilizing ramp with proper negative slope is required. 
tk fin fk+ 1 
Fig. 1-4. Inductor or line current waveform in CCM for boost PFC converter. 
Analysis and design of PFC converters employing these CCM methods to obtain 
unity power factor can be found in [24-361. In [37-451 application of average current 
control and other CCM input current shaping techniques were also discussed. 
Differences among these methods depend largely on how line current information 
is obtained. In addition to line current sensing, most of these methods also ask for sensing 
the line voltage to provide reference to the current command as shown in Fig. 1-2. It 
inevitably results in a complex control design. 
The same PFC circuit can also achieve high power factor without resorting to the 
above complicated control loop design. This can be done by changing the operation mode 
of the PFC converter to DCM. In DCM operation, input energy transferred to the inductor 
when the switch is on is completely moved to the storage capacitors within each 
switching period. The peak inductor current is proportional to the line voltage when 
charging time (or switch duty cycle) is fixed. The input current is now a train of high 
frequency triangular pulses whose average value over a switching cycle follows 
automatically and closely the line voltage as shown in Fig. 1-5 for the buck-boost 
example. Because of this "automatic" input current shaping property and simple feedback 
controller requirement, PFC converters employing DCM operation have been explored 
extensively and successfblly and various topologies are available [22,46-531. 
Fig. 1-5. Line current waveform of the DCM Buck-boost PFC circuit in a half line cycle. 
It is seen from Fig. 1-2 that the two-stage scheme has separate controllers for the 
front-end PFC stage and the output DCIDC stage. The active switch in each power stage 
is controlled independently. In recent years research efforts have been made to combine 
these two stages and to allow a single active switch to be shared by both stages to reduce 
manufacturing cost. The underlined strategy of this consideration is to use one controller 
and one switch to perform both power factor correction and output voltage regulation. It 
is found that by proper arrangement of the storage capacitors the two active switches can 
operate in unison and therefore their functions can be realized by one switch. Figure 1-6 
shows the block diagram of this configuration which is usually referred to as the single- 
switch single-stage (s4) scheme. Numerous s4-PFC topologies have been reported and 
can be found in [20-22, 24-27, 29-32, 34-53]. Some typical s4-topologies are shown in 
Figure 1-7 [22,49]. 
AC/DC converter 
with PFC 
1 
Fig. 1-6. Block diagram of the single-switch single-stage AC/DC converter with PFC. 
It should be noted that since the active switch in s4-PFC converters carries the 
total current previously handled by two separate switches in the two-stage scheme, 
requirement on the power handling capability of the switch is high. A common 
phenomenon associated with s4-PFC converters is that the active switch suffers from a 
high voltage stress under high line and a high current stress under low line. High voltage 
stress is a result of high storage capacitor voltage and is also dependent on circuit 
operation modes. Since the PFC converter draws constant power fkom the line in each 
line cycle, switch current increases as line voltage decreases. The situation becomes even 
worse when PFC converters operate in DCM. Refer to Fig. 1-5, it is noticed that since 
inductor current is pulsating, the peak current flowing through the switch is at least twice 
the average inductor or line current. For this reason, s4-PFC converters with DCM 
operation are only suitable for applications with power levels below a few hundred watts. 
At power levels greater than lkW, CCM operation relying on more complicated control 
scheme becomes the dominant solution [24,53]. 
1.3 Dissertation Outline 
Power factor correction technique is an important research topic in power 
electronics. Chapter 2 will give an overview of the modeling techniques based on the 
average concept for switched-mode DC/DC converters. The harmonic and power factor 
properties of PFC converters will be studied in Chapter 3. Small signal behaviors of an 
s4-PFC converter are first derived in Chapter 4 using the well-known state-space 
averaging method. The result is used as a reference to the PWM switch model to be 
derived in Chapter 5. An implementation error in the professional version of Pspice 
software for the conventional PWM model is first identified here and corrected as 
reported in Chapter 5. Improvement of this model under non-ideal conditions will also be 
described. The emphasis of this chapter is to introduce a new modeling approach based 
on the hctionality of the inductors in deriving large-signal models for s4-PFC 
converters. Application of the large-signal model for a specific PFC converter will be 
shown in Chapter 6. Summary and conclusions will be given in Chapter 7. 
(a) Boosthlyback combination circuit 
(b) Boostlforward combination circuit 
(c) Boostlforward combination circuit 
Fig. 1-7. Three typical s4-PFC ACIDC converter topologies. 
CHAPTER 2 
AVERAGE MODELING TECHNIQUE OF DC/DC CONVERTERS 
2.1 Introduction 
Theoretically, switched-mode DCDC regulators can be considered as a closed 
loop control system that consists of two functional blocks as shown in Fig. 2-1: power 
stage and feedback control circuit. The power stage, such as the three basic converters 
shown in Fig. 1-3, performs the energy transfer fiom the input source to the load. It can 
be operated either in DCM or CCM. The feedback control circuit can normally be 
characterized by an analog error compensator and a digital modulator. The error 
compensator is composed of an amplifier and a compensation network. It generates a 
voltage command signal according to the output voltage andlor inductor current that are 
to follow a preset reference value. The digital modulator is composed of a ramp signal 
generator, a comparator as well as a timing network to control the turn-on and -off of the 
active switch to achieve the controlled energy transfer in the power stage. For constant 
ftequency pulse-width-modulation (PWM) control, this digital modulator is usually 
modeled as a constant gain. 
It has been mentioned that the purpose of developing proper models for switched- 
mode converters is to study their dynamic behaviors with respect to external disturbances 

for any switching network. However, physical insight of the converter operation is 
unavailable and derivation of the expressions is complex and cumbersome. 
On the other hand, averaging approach assumes that the time constant of the 
converter is much greater than the switching period and the converter's equivalent natural 
frequency is much smaller than the switching frequency. Fortunately, this condition is 
normally met in PWM converters. Although its accuracy degrades as the frequency of 
disturbing signals increases, derivation of the averaging model is much simpler than that 
of the time-domain model. In [59-611, it was shown that the increased error of the 
averaging approach at high fkequency range is largely because of improper sampling of 
the output voltage with non-ideal output capacitors. By combining discrete time-domain 
and averaging techniques, it is possible to develop a model that is simple and accurate. 
Of all the earlier approaches, the state-space averaging method [57, 581 developed 
by S. Cuk and R. Middlebrook in the 1970's was the most well known approach. It 
provided a generalized approach for a large class of PWM converters and has produced 
profound impact on the modeling and analysis of the DC/DC converters in the power 
electronics community. Since then, the concept of averaging has been explored 
extensively and lots of papers have been reported dealing with various improvements and 
theoretical foundations in average modeling [62-66, 71-77]. For example, more general 
models and extensions of the averaging technique that are not bounded to the small ripple 
condition were discussed in [71, 75, 761. Among them, the three-terminal PWM switch 
model developed by V. Vorperian [62,63] was an important contribution. 
The state-space averaging and the PWM switch modeling are the most popular 
approaches currently being widely used by researchers and engineers in their study of 
stability and transient response of switching regulators. Although the PWM switch model 
greatly improved the modeling accuracy at high frequency range for DCM operating 
converters when compared with the state-space averaging, both approaches were based 
on the averaging concept. By averaging, detailed lnfoxmation about voltage and current 
waveforms, such as component voltage/current stresses, capacitor ESR effects, etc., are 
lost. In addition, both approaches give different models for converters operating in CCM 
and DCM. Basically it is unable to determine the operation modes simply by examining 
the average inductor current predicted fi-om the model. To know whether the converter is 
in CCM or DCM or when the converter is going to change operation modes, power 
converter designers should go back to the actual switching circuit to check with the 
inductor current waveform. References [58] and [67] provide mathematical analysis 
governing converter operation modes under steady-state conditions based on circuit and 
operation parameters. 
2.2 State-Space Average Modeling 
The major idea of the state-space averaging method is to derive the dynamic 
behavior of the converter by averaging a set of linear state equations over a switching 
period. These state equations correspond to each topological structure the converter goes 
through in a switching period. 
2.2.1 Continuous Conduction Mode 
A classic PWM converter has two operation modes: continuous conduction mode 
(CCM) and discontinuous conduction mode (DCM). In CCM, the instantaneous inductor 
current does not fall to zero at any time during the switching cycle, as shown in Fig. 2-2, 
where d is defined as the control duty cycle; whereas in DCM, the inductor current 
always start at zero at the beginning of each switching cycle and return to zero before the 
cycle ends. In CCM, the converter undergoes two topological changes. The state-space 
equations for each of these two structures can be described as (x, y are state vector and 
output vector, respectively): 
Fig. 2-2. Inductor current waveform in CCM operation. 
The averaging technique suggests that these two state equations can be combined 
into one state equation by a set of state matrices A, B and C as follows, 
where v, is the input voltage and, 
To obtain the system responses of the model described by Equations 2.3 to 2.6, 
we assume that the input voltage v, and the duty cycle d are perturbed around their 
steady-state values such that v, = Vs + C, , d = D + 2 , which also cause the state vector 
and system output to deviate from their corresponding steady-state positions, namely 
x = X + 2, and y = Y + 9 .  Equation 2.3 can be written as: 
Note that in obtaining the above expressions, it is assumed that the perturbations 
are significantly smaller than their respective steady-state values so that all the non-linear 
terms (multiples of perturbations) are neglected. Separating the steady state and the 
dynamic terns of the above linearized system results in the fmal state-space averaging 
model as given below: 
Steady-state model: 
Small-signal model: 
In Equations 2.9 to 2.12, matrices A, B and C are calculated from Equations 2.4 
to 2.6 by replacing d with its steady-state value D. 
The significance of the small signal model as described by Equations 2.1 1 and 
2.12 is that the frequency domain characteristic can be easily obtained using Laplace 
transformation. From the model, one can also derive an equivalent circuit model that 
provides a physical perception of the converter for design engineers. 
Although the DC and the small signal model given by Equations 2.9 to 2.12 are 
derived fi-om a converter with only two switchng structures, this averaging approach also 
holds true for PWM converters with multi-topological structure changes, provided that 
the converter is working in CCM. 
2.2.2 Discontinuous Conduction Mode 
For converters working in DCM, the procedure of obtaining the DC and small 
signal model is basically the same as that shown above except that some modifications 
should be made. The major modification is the way the state variables are treated. In 
DCM operation, as can be seen in Fig. 2-3, the inductor current is fixed at zero at the 
beginning and end of each switching cycle even with small perturbations in the input and 
the control signal. It therefore no longer behaves as a valid state variable. This 
immediately reduces the order of the state-space representation and thus leads to an 
order-reduction dynamic model. The derivation of the model for this mode of operation is 
briefly summarized below. 
When DCM operation is concerned, a classical PWM converter goes through 
three topological changes in stead of two as it does in CCM operation. Each topological 
stage corresponds to a different state equation. Namely, 
Fig. 2-3. Inductor current waveform in DCM operation. 
Averaging the above state equations, we have, 
where, 
Recall that in continuous conduction mode, Equation 2.16 was sufficient to 
describe the converter characteristic. Here for discontinuous conduction mode, it could 
not describe the switching converter completely since it does not take into account that 
the inductor current falls to zero before the next switching cycle begins. It seems that as a 
state variable, the inductor current iL(t) should respond to any perturbation in the input 
source or in the control duty cycle. On the other hand, the average current (defined as the 
integration of the inductor current over !he time period when iL(t) is not zero) will 
fluctuate to accommodate any possible perturbations. Therefore, instead of using the 
inductor current as a state variable, we introduce the average of the inductor current as a 
new variable. It is obvious that, 
where vo is the output voltage and L is the inductance. 
From Equation 2.16, it is also obvious that the system behavior depends heavily 
on the controlled duty cycle d and the corresponding value dl, which is unknown and 
needs to be determined. With the addition of Equation 2.19, all the circuit parameters and 
the DCM operating condition have been included. Thus the complete state-space 
averaging model for DCM operation is given by: 
with two additional constraints: 
Follow the same procedure as that in CCM operation, the steady state and 
dynamic models for converters with DCM operation can also be obtained as: 
Steady-state model: 
and 
where A and B are obtained from Equations 2.17 and 2.18 by using steady state 
values D and Dl. 
Dynamic Model: 
and 
'2.3 Three-Terminal P WM Switch Modeling 
Unlike the systematic approach in the state-space averaging method where the 
derivation of the complete canonical circuit model and various transfer characteristics of 
a PWM converter relies on a considerable amount of matrix manipulations, the derivation 
of the PWM switch model solely follows a circuit oriented approach. The basic idea of 
this approach is to pick out the switches in the converter and to replace them with a 
proper equivalent circuit model. The whole process is analogous to the analysis of an 
amplifier circuit in electronics, where the nonlinear transistor is replaced by an h- 
p,arameter equivalent circuit. Once this is done, the amplifier can be analyzed using the 
well-established linear circuit analysis technique. 
2.3.1 Continuous Conduction Mode 
Investigation shows that the generation of classical PWM converters can be 
considered as a result of cyclic rotations of a three-terminal single-pole double-throw 
switch between the input and the output port [68]. This switch, as shown in Fig. 2-4(a), is 
normally implemented with an active switch and a passive switch, as is with the basic 
converters shown in Fig. 1-3. The active switch is usually implemented with a bipolar or 
a field-effect transistor whose turn on and off is directly controlled by the feedback 
circuit. The passive switch is usually a diode and its turn on and off is indirectly 
controlled by the s@te of the active switch and the converter topology. Since the three- 
terminal switch (called PWM switch with terminals a, p and c, which stands for active, 
passive and common, respectively) is the only nonlinear element in the converter, it is 
therefore responsible for the nonlinearity of PWM converters. 
The averaging model of the PWM switch is shown in Fig. 2-4(b) for converters 
operating in CCM condition. It is obvious fiom Fig. 2-4(a) that current i,(t) is an 
independent variable and is controlled to flow either through terminal a or p. Similarly, 
voltage v.,(t) is independent since terminal a or p is connected to tenninal c 
asynchronously. Therefore, it follows that, 
(a) a P W M  switch (b) equivalent circuit model 
Fig. 2-4. A P W M  switch and its equivalent circuit model. 
\ 
Average concept implies that the relationship among the average values of these 
variables must satisfy, 
and 
Vac = ( 1-d) Vap 
Using Equations 2.3 1 and 2.33 directly leads to the average circuit model of the 
PWM switch shown in Fig. 2-4(b). An equivalent form can also be obtained from 
Equations 2.32 and 2.34. It should be pointed out that the equivalent series resistance 
(ESR) of the output capacitor presents some impact on the terminal voltages. This impact 
can also be included into the model but a slight modification is required [62]. 
Figure 2-4(b) is actually the steady state circuit model of the PWM switch when 
all the variables are replaced by their corresponding DC values. Introducing perturbations 
into the terminal variables leads to the small signal model of the PWM switch. 
- .  Substitute in Equations 2.3 1 and 2.33 with d = D + d , ia = I, + ia , rc = I ,  + i c ,  
vap = Vq + Cap , vcp = Vcp + Ccp, the perturbed terms then become as follows: 
This equation leads to a small signal model shown in Fig. 2-5. 
As can be seen, with the PWM switch model, only the non-linear component 
represented by the three-terminal switch in a converter is considered. All the other 
elements are left untouched. This is in sharp contrast with the state-space averaging 
method where the whole circuit must be analyzed. 
Fig. 2-5. Small signal model of the PWM switch. 
2.3.2 Discontinuous Conduction Mode 
For the three-tenninal switch shown in Fig. 2-4(a), the model can also be 
developed similarly using the average concept when the converter is operating in DCM. 
Fig. 2-3 now represents the current in terminal c, i.e., ic(t). Current i,(t) is the portion of 
i,(t) when 0 S t I dT, and current ip(t) is the portion of i,(t) when dTs t 5 (d+dl)Ts. 
Therefore, the average values can be written as: 
These equations suggest that 
The average model for the PWM switch described by Equations 2.40 to 2.42 is 
shown in Fig. 2-6. 
Again, the steady-state model of the PWM switch in DCM can be obtained from 
Equations 2.40 to 2.42 or fiom Fig. 2-6 where all the variables are replaced by their DC 
values. 
Fig. 2-6. The PWM switch model in DCM. 
The small signal model is also obtainable through perturbation of Equations 2.40 
to 2.42 and is given as: 
where g, = I a / V a c  , g2 = 2 1 p / V a c  9 g 3  =Ip/Vcp 9 k, = 21, / D  and k2 = 21, / D m  The 
circuit representation of these two equations is given in Fig. 2-7. 
Fig. 2-7. Small signal model of the PWM switch in DCM. 
As a final point, it should be mentioned that while use of CCM PWM switch 
model and the state-space averaging method yields the same results, for DCM operation, 
the conclusion is different. This is because the state-space average technique does not 
treat the discontinuous inductor current to be a state variable and hence results in a 
reduced order dynamic model. Whereas in PWM switch model, only the three-terminal 
switch is considered and linearized while all the other linear elements including the 
inductor with a discontinuous current are kept unchanged. The resulting linear circuit 
model will certainly characterize the system with the same order as that when the 
converter is in CCM. The justification of this result can be found in [63]. 
2.4 The PWM Switch Model of the Flvback Converter and Weinbera Converter 
The Flyback Converter 
The flyback converter shown in Fig. 2-8 is chosen in this section as an example to 
show that the PWM switch modeling technique can also be applied to some converters 
that contain isolation transformers. Another reason is that a flyback structure can often be 
- .. . . . - 
found in PFC converters either as the fiont-end PFC stage or the output stage. A PWM 
switch model developed here could be adopted directly in the modeling of PFC 
converters. . 
One of the obvious advantages of the PWM switch modeling approach is that the 
model automatically preserves the input-ovtput property of the circuit such that there is 
no need for the users to concern about the output polarity. However, to keep this nice 
feature this approach may need some modifications when it comes with one or more 
isolation transformers in the converter circuit because of the polarity of the transformer. 
To add to the library of the well-documented models of the classical PWM converters, 
the models of the flyback converter is given in Fig. 2-9. 
In Fig. 2-8, the "*" and "#" signs show the two possible dot notations (polarities) 
of a transformer connection and the diode with the sign indicates which direction the 
diode should be with the corresponding transformer polarity. The justification for the 
dynamic model in Fig. 2-9(a) can be clarified by comparing its state-space equations with 
the averaged ones of the original converter shown in Fig. 2-8. The control coefficient p 
for the DCM condition in Fig. 2-9(b) is given by, 
Fig. 2-8. Topology of the flyback converter. 
In the above expressions,f, is the switching frequency, d is the duty-cycle and dl 
is the relative time in a switching period the inductor current discharges to zero, 
respectively. 
(a) CCM model 
(b) DCM model 
Fig. 2-9. PWM switch model of the flyback converter. 
Next, Fig. 2-9(a) was taken to demonstrate that the transformer polarity does not 
affect the input output relation and the polarity information of the output voltage is 
contained in the model. Under steady-state condition, L is considered short and C is open, 
the following relation can be obtained from the circuit: 
In the above expression, the "+" sign before nv, corresponds to the transformer 
polarity indicated by "#". A transformer with this polarity should result in a negative 
output voltage v, as is also predicted by the Equation 2-47 and the result is given as, 
2.4.2 The Weinberg Converter 
The Weinberg converter is a cascade-input, parallel-output connection of the 
flyback converter and a transformer [69, 701. This converter was adopted in the space 
station power supply systems. Figure 2-10 shows its simplified one-switch version. 
However, the model given in Fig. 2-1 1 can also be applied to the two-switch topology 
with minor modifications. 
Justification of the average model in Fig. 2-1 l(a) can be understood by comparing 
the state-space equations of this model and the converter circuit (Fig. 2-1 0) following the 
steps outlined in Equations 2.1 to 2.6. Both give the same results as given below: 
Steady-state relations can be easily derived from Fig. 2- 1 1 (a). Consider, 
Fig. 2-1 0. Topology of the Weinberg converter. 
- 
(a) CCM model 
(b) DCM model 
Fig. 2-1 1 .  PWM switch model of the Weinberg converter. 
and. 
The well-known voltage conversion ratio M for the Weinberg converter is 
obtained as: 
For the DCM operation, Fig. 2-1 l(b) is also a very convenient model to derive 
steady-state voltage conversion ratio and critical condition governing the operation 
modes. The derivation process is given below: 
From Equation 2.45, we have, 
In Equation 2.52, M is the conversion ratio and k is defined as, 
Consider also, 
Z 
From Equations 2.52 and 2.54, we obtain, 
Notice that in the above equation, M is independent of n. 
The relative time Dl for the inductor current to drop to zero can be determined 
from Equations 2.46 and 2.54: 
By letting D1=l-D, the converter enters a critical operation mode where it 
operates at the edge of CCM and DCM. A critical circuit parameter defined in Equation 
2.53 should satisfy the following expression for this operation mode: 
2.5 Challenges in Modeling PFC Converters 
While state-space averaging techque has been proven in the past to be a powerrl 
tool for a large family of PWM converters, it breaks down when applied to resonant and 
multi-resonant converters. As has been shown in Section 2.2, the averaging process requires 
considerable amount of algebraic manipulations even for non-resonant power converten. 
On the other hand, the three-terminal device method provides another alternative to 
model PWM converters following a circuit oriented approach. It is much simpler to use than 
the state space averaging approach for classical PWM converters in that only the nonlinear 
parts, i.e., the switches, are considered. Efforts were also devoted to apply this method in the 
modeling of resonant converters [73, 741. However, the generalized application of this 
approach is restricted by its topological requirement; namely, an active switch and a passive 
switch be electrically connected together to form a three-terminal PWM switch. Even with a 
simple isolation transformer the PWM switch model would present a very different form as 
has been demonstrated in Figs. 2-8 and 2-9 with the flyback converter. In many of today's 
power electronic circuits, more complex structures and switch arrangements are readily 
observed and more complicated switching relations are present, as for the Weinberg 
converter circuit ai~d particularly for PFC circuits. Because of the unpredictable number of 
switches (active andlor passive) that do not necessarily form PWM switches in the power 
stage and the complicated topological structure changes in a switching cycle, modeling of 
PWM power converter using the three-terminal device technique becomes very difficult. 
Specifically, for S~-PFC converters, there is only one active switch and normally more than 
one passive switch, as can be noticed in Fig. 1-7. This situation, plus the presence of 
transformers, often makes it difficult to con~eptualize a PWM switch. Unfortunately, very 
few papers have been reported on this challenging subject and therefore it remains an area to 
be developed. In [65], the authors successllly applied the PWM switch concept to 
converters with multiple separated active and passive switch pairs. However, method used 
there was only valid when the converter operated in continuous conduction mode. A loss- 
fiee resistor (LFR) averaged model, which is similar to the PWM switch model, was also 
applied to simple DC/DC and PFC circuits with separated switches for CCM and DCM 
operation [79]. Again, the model also asks for an active switch to be with a passive switch. 
Another effort devoted to the modeling of a ZVS phase-controlled PWM converter using the 
averaged PWM switch model was carried out in [74] where the effective switching action of 
the active and passive switches is equivalent to a single PWM switch. 
Another challenging issue in the dynamic modeling of PFC converters arises from 
the fact that the conversion ratio widely changes within each half-line period and the steady 
state operation point fluctuates at double the line frequency. Although the averaged 
modeling technique was not established vigorously on a theoretical basis, for switched- 
mode DCIDC converters, at least a fixed steady-state operation point can be found with this 
technique. under a small ripple assumption, this steady-state point is actually very close to 
that of the actual converter. Perturbation around this point gives meaningful results in terms 
of small-signal transfer functions, input and output impedances. 
However, in PFC converters the line voltage changes sinusoidally and a "steady- 
state" operation point exists only in the sense of a line cycle but not in the sense of a 
switching cycle. The meaningfulness of small-signal characteristics of PFC converters is 
questionable as the converter operation is actually under a large signal environment. For 
example, the output voltage of a PFC converter inevitably contains noticeable second order 
line harmonic AC component because of the rectified line voltage applied at the fiont-end 
PFC stage. It is impossible to distinguish what percentage of this output voltage ripple is the 
result of a small perturbation signal overriding on the top of the line voltage with the same 
frequency. On the other hand, systematic design of PFC converter systems requires 
complete knowledge about dynamic characteristics of the power stage in order to make full 
use of the sophisticated feedback control theory. To solve this dilemma, some research 
results [47, 781 showed that the steady-state of PFC converters may be approximated by 
replacing the rectified AC input by a DC source with its magnitude equals the rms value of 
the AC line. Small signal analysis can then be performed similar to that in a DClDC 
converter. Obviously, more theoretical investigation is needed to justify the approach. 
CHAPTER 3 
POWER FACTOR AND HARMONICS IN PWM CONVERTERS 
As has been described in Chapter 1, switched-mode DClDC converters have 
widely been used as the front-end circuits to perform power factor correction and to 
reduce line frequency harmonics. By employing high frequency switching technique, the 
input c m m t  becomes a sinusoidal waveform that is in phase with the line voltage but is 
superimposed by many high frequency components. 
In the past few years, various aspects regarding design and optimization of PFC 
converters have been discussed and hundreds of new topologies can be found in the open 
literature. For low-power, low-cost applications the DCM operation mode is often 
preferred in order to simplify the control. In DCM, the line voltage is only allowed to 
charge the input inductor of the PFC circuit for a fixed portion of a switching cycle and 
the energy absorbed by the PFC circuit is completely transferred to the output before the 
next switching cycle begins. The input current is pulsating triangular waveforms as 
shown in Fig. 1-5. 
It is interesting to note that almost all PFC converters utilize only a few common 
front-end input structures and they can be classified into three categories: buck, boost and 
buck-boost. The input properties of these basic types of PFC circuits with respect to 
power factor and harmonic characteristics maybe understandable qualitatively to many 
power supply designers. However, they have not been hlly explored quantitatively. 
These characteristics are valuable information to PFC converter designers in choosing the 
right topology and designing reasonable operation conditions to meet their design 
specifications. In this chapter, the power factor and harmonic levels of the above 
mentioned basic PFC circuits operating in DCM are analyzed and evaluated. Simulation 
and experimental results to verify the theoretical analysis will be provided. 
3.2 Definition of Power Factor and Total Harmonic Distortiqn 
Power factor is a basic but important concept in power engineering. To an electric 
or electronic consumer, the power factor represents the percentage of equipment's electric 
capacity has been utilized to converter electric energy into other forms. To a power 
system, the power factor represents the percentage of how much energy the system can 
provide has actually been absorbed by consumers. A high power factor means high 
utilization of the system capacity, less energy bouncing in the system and more loads be 
allowed to connect to the system. Definition of power factor @f) can be find in any 
engineering textbook as: 
P-real or active power, S-apparent power. 
For a linear load that draws sinusoidal current from the power system, it is well 
known that pf = cos 8, where @is the phase difference between the voltage and current. 
For a nonlinear load, however, things will be different. In this situation, voltage 
and current waveforms deviate from a sinusoidal wave and contain harmonics. They can 
be expressed as: 
With this voltage and current, the power factor defined in Equation 3.1 becomes, 
For switched-mode PFC converters, current waveform is actually in phase with 
the line voltage when high switching frequency components have been filtered out, as is 
shown in Fig. 1-5. If we consider that with proper harmonic control, voltage distortion 
becomes negligible, Equation 3.3 can be simplified as: 
The above expression shows that by assuming sinusoidal voltage, the power 
factor of switched-mode PFC converters are solely determined by fundamental and 
harmonic currents. Notice that the "Z" over Il term in the expression is defined as the 
square of Total Harmonic (current) Distortion factor (THDi), or, 
where DM, is the nth harmonic current distortion factor. 
3.3 Power Factor and Harmonic Current Distortion of Basic PFC Circuits 
As mentioned before, large storage elements are required to compensate for the 
inequality between the instantaneous input and output power. In many applications, the 
output capacitor of the buck, boost and buck-boost converters can be used for this 
purpose when these converters are utilized as the fi-ont-end PFC circuits. In the following 
analysis, it should be understood that voltage V, is the equivalent voltage across the 
storage capacitors (if more than one capacitor is present in some schemes) that is 
responsible for discharging the inductor current. Also, resistor RL represents the loading 
effects of the output DCIDC stage and inductor L the main energy transfer element in the 
front-end stage. 
To achieve high quality input characteristics for PFC circuits operating in DCM 
condition, the average line current within each switching cycle should follow closely the 
line voltage. Design guidelines suggest that the main power switch be turned on for a 
fixed time in each switching period. This time is determined by the control circuit such 
that the desired amount of power can be transferred to the output. This simple control 
scheme often results in satisfactory power factor in many designs. For buck-boost PFC 
circuit and its variations, an exact sinusoidal input current can even be obtained after high 
frequency components are filtered out, as is shown in Fig. 1-5. However, for buck and 
boost PFC circuits, harmonic currents are present in the input current and they are 
dependent on circuit operation conditions. These relations are to be revealed analytically. 
In the following discussion, we also assume that the duty cycle D as defined in Fig. 3- 
l(b) is constant. In addition, since the switching frequency is much higher than the line 
frequency, line voltage applied to the front-end PFC stage is considered constant in a 
switching period. 
3.3.1 Buck PFC Circuit 
The circuit topology and its input current (or rectified line current) waveform in a 
switching period is shown in Fig. 3- 1. Assume v,~,,, (t) = &yn sin w,t , where V, and q 
are the rms value of the line voltage and line fundamental angular frequency, 
respectively. From Fig. 3- 1, the periodical averaged line current is, 
v c  sin -'  v c  < wIt < z-sin-'- JTV, JZv, 
'/ine,aw ('1 I r, v c  - i (t - -1, n+ sin-'  v c  2 < w,t < 2 ~ -  sin-'  Jrrn JZv, 
otherwise 
In the above expression, TI is the period of the line voltage and il(t) is the 
averaged switch current over a switching period Ts. It is given by, 
D ~ T ,  il (t) = -(fiKn sin wit - v,) 
2L 
M M for sin-' - < w,t < z - sin-' - , where M is the voltage conversion ratio and is defined J5 JZ 
as: 
(a) Buck converter 
(b) input current in a switching period 
Fig. 3- 1. Buck converter operating in DCM. 
Note that proper operation of the buck converter requires that M < A. Also, 
rectifier bridge does not allow nonzero input current when lvhdt)( < Vc. Because of the 
periodical and symmetrical property of the averaged line current waveform, Fourier 
expansion gives, 
D*T, 
i,,,., ( t )  = - V,, (a, cos n wlt + b,, sin n wl t )  2L "4 
with 
2 f i  sin@ + l)8 sin(n - 1)B f i M  cos n B bn =-( z - - 
n + l  n-1 n 
M for n = 3,5,7, . . ., where 0 = sin'' - f i*  
Total harmonic distortion factor of the input current THDi and power factor of the 
PFC circuit pf can be calculated from Equations 3.1 1 and 3.12 according to the definition 
given in Equations 3.5 and 3.6. It is clear that pf and THDi are only dependent on 
conversion ratio M. Figures 3-2 and 3-3 illustrate such relations. As can be seen, the main 
harmonic component of the buck PFC circuit is the third harmonic current, and as M 
increases, other harmonic components increase rapidly. Drastic distortion of the input 
current and poor power factor can be expected with large M, indicating that the buck 
converter is not a good circuit for DCM-PFC applications where large storage capacitor 
voltage is present. 
DFI" 
I 
Fig. 3-2. Harmonic current distortion factor of the buck converter vs. conversion ratio. 
Fig. 3-3. Power factor and total harmonic distortion of the 
buck converter vs. conversion ratio. 
3.3.2 Boost PFC Circuit 
Figure 3-4 shows the circuit topology of a boost converter and its input current 
waveform in a switching period. Similarly, the periodical averaged line current is: 
w 
+ L D 
- 
- 
(a) Boost converter 
ON OFF ON I ,  
(b) input current in a switching period 
Fig. 3-4. Boost converter operating in DCM. 
Here il(t) is the averaged inductor current over a switching period Ts and is given 
For 0 < w,t < n. 
In Equation 3.14, M is also the voltage conversion ratio as defined in Equation 
3.9. Once again, it is required that M > for proper operation of the PFC circuit. From 
this equation it is clear that if M is much larger than 1.5, the averaged inductor current, or 
the rectified input current will be much closer to a rectified sinusoidal waveform, hence a 
near unity power factor can be obtained. 
Fourier expansion of the periodical averaged line current waveform gives, 
D2T, 
irine,., ( 1 )  = - V, C (a, COS n 0, t + b, sin n w, t )  
2L .=I 
Again symmetrical property of the waveform ensures that an = 0, b2. = 0 (n  = 1, 2, 
. . .). Other Fourier coefficients can be obtained as: 
where f ( M )  = M 2 ( z + 2  tan-' ,r2/ JM2-2) 2dM2-2 
The effects of how conversion ratio affects the input power factor and harmonic 
contents in the line frequency range are demonstrated in Figs. 3-5 and 3-6. As can be 
seen, harmonic distortion in the averaged line current for the boost circuit is much 
smaller than that for the buck circuit in PFC applications. A near unity power factor ipf > 
0.99) can easily be obtained with the boost circuit when M> 3. The small distortion in the 
input current is caused by the existence of DITs required to discharge the inductor current 
(Fig. 3-4). The higher the output voltage, the faster the inductor current reduces to zero 
and therefore the averaged input current over a switchng period is more closely 
proportional to the line voltage. On the other hand, achieving small input current 
distortion is at the expense of increasing voltage stress on the storage capacitor, thus 
requiring larger voltage rating capacitors. Fortunately there exists effective solutions to 
this problem as for the one to be discussed in the next chapter. Boost converter topology 
and many other converters adopting boost as their input stage such as Cuk, Sepic, are the 
most popular ones being utilized for PFC applications. 
Fig. 3-5. Harmonic current distortion factor of the boost converter vs. conversion ratio. 
Fig. 3-6. Power factor and total harmonic distortion of the 
boost converter vs. conversion ratio. 
3.3.3 Buck-boost PFC Circuit 
The circuit topology and input current waveform of the buck-boost circuit operating 
in DCM is shown in Fig. 3-7. In this case the input current in each switching period is 
equal to the inductor current when the switch S is ON. Therefore the periodical averaged 
input current can be calculated below: 
(a) buck-boost converter 
(b) input current in a switching period 
S 
Fig. 3-7. Buck-boost converter operating in DCM. 
ON OFF ON I .  
Equation 3.19 shows that the buck-boost circuit does not introduce harmonic 
distortions to the line current and hence is perfect for PFC applications. It also does not 
impose any limitation on the magnitude of the storage capacitor voltage for proper 
operation of the circuit. It forms a resisthe emulator to the AC source. This excellent 
input property enables designers to concentrate on other issues such as voltage regulation 
and transient performance without worrying about power factor and harmonics on the 
input side. 
3 94 Output v o 1 t w n .  
From the above discussion, it is clear that power factor and harmonic contents of 
a PFC converter is solely determined by the voltage conversion ratio of the front-end PFC 
stage when it operates in DCM. Obtaining a proper storage capacitor voltage needs to 
consider the PFC stage and the output stage. In DC/DC applications, voltage conversion 
ratio of basic DCDC converters are functions of control duty ratio D (CCM), or 
functions of d(t), circuit parameters as well as load conditions (DCM). For s4-PFC 
converters, however, the storage capacitor needs to store sufficient energy to 
accommodate varying input power and to sustain constant power to the load. It will be 
heavily dependent on circuit parameters and operation modes of both stages. In many 
cases, the control duty ratio D is no longer a determining factor for this voltage but is 
only an operation parameter governing the operation modes for both stages. The storage 
capacitor voltage is predictable but it takes a quite different form from the DCDC 
situations. 
Take the BoostMyback combination PFC circuit of Fig. 1-7(a) as an example. 
When both stage operate in DCM, applying power balance between input and output 
within a half line cycle results in the following expression [22]: 
4 vi L2 sin2 wl t dt = 1 
V, - &y,, sin w,t 
This expression establishes a relation between the storage capacitor voltage and 
circuit parameters. It shows that the voltage conversion ratio is proportional to the 
inductance ratio between L2 (magnetizing inductance of the transformer) and LI (choke 
inductance). A graphical presentation of this relation was also given in [22]. 
Unlike in the DC/DC boost converter where duty ratio is always present in the 
input-output relation, it does not appear in Equation 3.20. However, it should be noted 
that once inductors L1, L2 are determined, and hence V, determined, the output voltage of 
the PFC converter Vo is dependent on the duty ratio and load resistance as in a DC/DC 
flyback converter. Under steady-state operation, 
V, = DV, - /;: 
To ensure that both stages operate in DCM, duty ratio and circuit parameters 
should satisfy the following conditions: 
Figure 3-8 shows another single-switch PFC converter that consists of two 
flyback circuits. The flyback converter is the isolated version of the buck-boost converter 
and therefore it presents a unity power factor in PFC applications. When both stages 
operate in DCM, power balancing between input and output with a half line cycle gives 
[80]: 
Fig. 3-8. A flybacwflyback combination PFC circuit. 
Although this expression is quite different from Equation 3.20 and is much 
simpler, they both reveal that voltage across storage capacitors is only dependent on the 
input voltage and inductance of the front-end and output stages and is independent of 
duty ratio. It is also noted that the capacitor voltage is also independent of the load 
conditions. As a matter of fact, it is a common property for s4-PFC converters that the 
capacitor voltage does not change with varying load current provided that both stages are 
in DCM [22,8 11. 
Even though the control duty ratio does not affect the voltage across storage 
capacitors, it does affect the output voltage and determine whether expressions 3.20 and 
3.24 are valid or not. Therefore circuit and operation parameters should be properly 
designed to ensure both stages operate in DCM. 
For the PFC converter shown in Fig. 3-8, output voltage is also given by Equation 
3.2 1 since the output stage of both converters uses the flyback topology. 
To ensure that both stages operate in DCM, duty ratio and circuit parameters 
should satisfy: 
The output stage of the PFC converters can also operate in CCM. For the 
boostlflyback combination circuit, voltage across storage capacitors in this operation 
mode is given by, 
' I 2  sin2 u,t 
~RT,V,Y:  dt = T,L, (nV, + v , )~  V, - JTv,, sin u, t 
Unlike in Equation 3.20 where the voltage conversion ratio depends only on 
inductance of the choke inductor and the transformer, output voltage and load 
information appear in Equation 3.27, which means that the storage capacitor voltage 
changes with load variations when the output stage operates in CCM. 
For the flybacwflyback combination circuit with CCM operation on the output 
stage, the storage capacitor voltage is given by [go], 
For the converter to operate in this mode, it is required that circuit parameters 
satisfy, 
Once again it is noticed that when the output stage operates in CCM, voltage 
across the storage capacitor is a function of the output voltage and the load resistance. It 
is W h e r  noticed that this voltage increases with decreasing load current when the load 
voltage is kept constant. This conclusion, though not so obvious fi-om Equation 3.27, is 
also generally applicable to all s4-PFC converters with their front-end stage in DCM and 
output stage in CCM. 
The above discussion suggests that although power factor and harmonic contents 
of PFC converters depends on capacitor voltage conversion ratio, selecting proper 
capacitor voltage is subjected to converter operation constraints and is also topological 
dependent. 
3.5 Verification of the Power Factor and Harmonic Current 
Distortion in Basic PFC Circuits 
The three basic converter topologies as discussed in Section 3.3 were simulated 
when they are utilized as the PFC input circuits. The simulation was conducted when 
these circuits were operated in DCM conditions with a 1 lOV (rms) AC input and a 
switching frequency of 5OkHz. Figures 3-9(a), 3-9(b) and 3-9(c) show the simulated input 
current waveforms when most of the high frequency switching components have been 
filtered out by an EM1 filter. Voltage conversion ratio is also given in the figure. 
Harmonic analysis for these waveforms shows that current harmonic contents 
agree very well with theoretical predictions given by Fig. 3-2, Fig. 3-5 and Equation 3.19. 
Table 3-1 lists these results for comparison. 
A power factor correction converter with a 50V, 50W output as shown in Fig. 1- 
7(c) was also implemented to verify the theoretical analysis. As can be noticed, the input 
stage is a boost circuit with two series storage capacitors as its output. The inductor 
currents in the PFC stage and the output stage both operate in DCM. Detailed analysis of 
this converter will be discussed in the next chapter. At 1 lOV (rms) AC input, 
VcsI=Vcs2=1 9 1.5V. Therefore, M can be calculated as 2 x  19 1.511 10=3.48. 
The experimental input current waveform is shown in Fig. 3-10. Its harmonic 
content is measured and the result is also given in Table 3- 1. 
Table 3-1 shows excellent agreement between the measured harmonic contents 
for a boost input circuit and those obtained from theoretical analysis and simulated 
results, except for the 5" and 9" harmonic currents that are much larger. However their 
amount is much smaller than the dominant 3" harmonic content and is thus hard to be 
noticed in the THD value. The input current waveform still contains some high frequency 
components as can be observed in Fig. 3-10. 
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Fig. 3-9. Simulated waveforms of input currents drawn from the line source. 
Table 3- 1. Input harmonic current contents and power factors of the three 
basic PFC circuits 
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Fig. 3- 10. Experimental input current waveform of an ACIDC 
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Power factor and harmonic characteristics of three basic high fkequency switched- 
mode PFC circuits operating in DCM conditions are discussed in this chapter. It is found 
that these characteristics are solely determined by the voltage conversion ratio of the PFC 
input stage in an AC/DC power supply system. This voltage conversion ratio is, however, 
dependent on both converter topology and operation mode of the output stage. s4-PFC 
converters utilizing boost structures generate an intrinsic high voltage across the storage 
capacitor and the active switch. Some good PFC converter topologies produce lower 
voltage stress on capacitors and/or switches, but at the expense of degraded power factor 
and higher harmonics (except for using the buck-boost structure). On the other hand, the 
voltage conversion ratio is independent of load current and control duty cycle when the 
output stage also operates in DCM. This nice property enables selecting capacitors and 
switches with proper voltage ratings to be an easy task. When the output stage operates in 
CCM, voltage across storage capacitors becomes load dependent and increases drastically 
at light load, which may become the limiting factor in component selection. This 
capacitor voltage issue with respect to the operation mode of the output stage has been 
clarified analytically through two examples. Finally, the analytical result of this chapter 
enables power supply designers to select appropriate circuit topology and operation 
conditions to accomplish their design task. Theoretical predictions are verified by 
simulation and experimental results. 
CHAPTER 4 
SMALL-SIGNAL MODELING OF A SINGLE-SWITCH AC/DC PFC 
CIRCUIT BASED ON STATE-SPACE AVERAGING METHOD 
4.1 Introduction 
In this chapter, the steady state and dynamic characteristics of a one-switch PFC 
converter developed at the Applied Power Electronics Center at University of Central 
Florida will be studied. The circuit topology of this converter was shown in Fig. 1-7(c) to 
be a boost/forward combination circuit. Before going any further, a short glance at the 
topology of this PFC circuit reveals some interesting features. Some PFC circuits utilized 
a two-core configuration to provide input-output isolation and load voltage regulation, 
such as the flybacWflyback combination PFC circuit shown in Fig. 3-8. For the circuit to 
be discussed in this chapter, these two knctions are accomplished by using only one 
forward type transformer. This greatly reduces the amount of energy circulating between 
the magnetic windings and thus more efficient energy conversion is expected. DCM 
operation of the boost input circuit fiuther simplifies the circuit layout and control loop 
design. 
As has been explained in Chapter 3, use of buck-boost andor its derived forms as 
the PFC pre-regulator will theoretically generate a pure sinusoidal input current 
waveform. For boost-type converters operating in DCM, the input current waveform 
deviates from a pure sinusoidal wavefom, depending on capacitor voltage conversion 
ratios. A storage capacitor voltage of at least three times the rms value of the line voltage 
is often required for a power factor greater than 0.99. This high voltage stress poses a 
serious problem in selecting proper capacitors, especially when the PFC circuit is to be 
used for a universal line input (88V to 264V, rms). However, this problem is solved 
elegantly in this converter by using two capacitors and a diode to form a series-charging, 
parallel-discharging switched-capacitor subcircuit. When this subcircuit is connected to 
the input section, these two capacitors are connected in series to discharge the input 
inductor. As a result, a much higher voltage is applied across the input choke inductor as 
compared with the case when only one capacitor is used. Thus the inductor current can be 
reduced to zero quickly after being charged to its maximum value during each switching 
period. In this manner, a high power factor is achieved without causing high voltage 
stress on the storage capacitors. 
On the other hand, when the subcircuit is connected to the output section, a lower 
output voltage level can be sustained as these two capacitors are now in parallel. In fact, 
low level output voltage, low voltage stress on storage capacitors and high input power 
factor are often contradictory requirements in the designing of boost-type PFC 
converters. Use of the switched-capacitor circuit may achieve much better converter 
performance. This idea was first introduced by R. D. Middlebrook [82] for a DC/DC Cuk 
converter to obtain a large step-down of the input voltage without limiting the control 
duty cycle in its lower extremes. To obtain very low output voltages (5V, 3.3V or even 
lower) in PFC converters with input-output isolation, the switched-capacitor scheme 
provides extra step-down of the capacitor voltage and thus avoids designing the isolation 
transformer with a high turns ratio. However, the benefits of increasing the number of 
storage capacitors to form a series-charging, parallel-discharging structure is also limited 
because of the increased core loss and the added complexity of the transformer as well as 
the increased number of diodes needed. In this particular converter, for example, with n 
capacitors, the number of diodes required is to be 3(n-2)+3 when n is greater than 2. This 
will certainly affect the converter efficiency. 
Use of a forward-type transformer in the application of switched-mode power 
conversion usually requires a tertiary winding to prevent the transformer core from 
saturation. Again, the unique structure of the switched-capacitor circuit in this converter 
provides another salient feature: the saturation of the transformer core is automatically 
prevented. For this reason, the transformer magnetizing inductance can be neglected and 
the design and analysis of the power converter are greatly simplified. In addition, leakage 
inductance of the forward transformer often generates large voltage spikes and ringing on 
the switch during its turning off Once again this problem does not exist in this converter 
as the leakage inductance is utilized as the energy transfer element. As a result, further 
improvement in conversion efficiency is also expected. 
The exploring of other outstanding features about this converter is beyond the 
topic of this chapter. One of those features worthy of mentioning here is that this 
converter is suitable for universal input operation by properly selecting the component 
values. This issue was filly discussed in [83]. However, only the steady state analysis 
and design procedure were discussed there. Nothing was mentioned about the circuit 
dynamic behavior. As has been mentioned in Chapter 2, dynamic modeling of power 
factor correction converters is a challengiug issue due to the fact that the input-output 
voltage conversion ratio widely changes within each half-line period and the steady state 
operation point fluctuates at a eequency that doubles the line fkequency. One of the 
approximate approaches suggests that the small signal analysis can be performed similar 
to that of a DC/DC converter with the input voltage replaced by the rms value of the 
rectified line voltage. 
In this chapter, we will first review briefly the circuit operation by giving the state 
equations for each operation mode. Then the steady state and small-signal models will be 
provided using the averaging technique. From these models, equivalent circuit 
representations and small signal transfer functions can be obtained. Based on these 
transfer functions, a discussion on the feedback controller design is also given to reveal 
the impact caused by the peculiar operation of the proposed converter. Simulation and 
experiment results are finally provided to verify the derived model. 
4.2 Review of the Circuit heration 
The basic circuit diagram is redrawn in Fig. 4-1. Its key waveforms in a switching 
cycle are shown in Fig. 4-2. To simplify the analysis, in the following discussion we 
assume CSl = Cs2 = Cs and L1 = L2 = Lf so that v,l = vcs2 = v,  and iLI = iL2 = i/. Also note that 
within one switching period, the rectified input line voltage can be considered to be 
constant and is denoted as v,. The converter has four operation modes within a switching 
cycle and Fig. 4-3 shows the equivalent circuit for each mode. 
Fig. 4-1. Basic circuit diagram of the PFC converter. 
Fig. 4-2. Key waveforms of the converter. 
(a) Mode I 
(c) Mode 111 
(b) Mode I1 
(d) Mode IV 
Fig. 4-3. Equivalent circuit of the PFC converter in each mode. 
Mode I ( t: 0-tl): 
Mode 1 begins when the power switch is turned on at PO. During this period, 
energy is transferred from the power source to the choke inductor and the inductor 
current iL(t) increases linearly. At the same time, energy stored in the two storage 
capacitors CS1, CSz during the previous switching cycle is transferred to the load through 
two symmetrical branches on the primary side of the forward transformer. As a result, 
current in the two leakage inductors iLl(t), iL2(t) also increases until t = tl = dTs when the 
power switch is turned off. Here d is the duty cycle which is determined by the feedback 
loop, and Ts is the switching period. During this period, we have the following current 
relations, 
L i, ( t )  = -if ( t )  . 
n 
T Choosing x = [vcs vo i, if ] as the state vector, the following state equation can 
be obtained: 
where, 
Mode I1 ( t: tl-t2): 
In mode 2, diode Dl conducts and CSI (or Cs2) is charged by iL(t) and iL2(t) (or 
iLl(t)). The primary currents of the transformer, iLl(t) and iL2(t), decrease quickly due to 
the fact that the voltage across each of the leakage inductor is now the sum of the 
reflected output voltage and the storage capacitor voltage. Mode 2 ends at t=t2 when iLl(t) 
and iL2(t) reach zero (they will not become negative due to the presence of D2 on the 
secondary side of the transformer). In mode 2: we have, 
i, (t) = L ~ T ,  - 2 v ~ s  - v g  (t - d q )  
L L 
with 
and 
The state matrices are: 
Mode I11 (t: t2-t3): 
---------- 
- M M  ism ~ t e n r t e d p e n i o f m o d e 2 i n ~ a t  the storage capacitors Csl and CsZ 
are continuously being charged by current iL(t). During this period, the magnetic energy 
accumulated in the choke inductor L and energy from the input source are continuously 
transferred to Csl and Cs2 in the same manner as that in mode 2. Therefore, the rate of 
decrease in iL(t) is the same in these two modes and is given by, 
This mode ends when iL(t) decreases to zero at t = t3 (t3 - tz = d2Ts) and 
The state matrices for this mode are given by, 
Mode IV (t: t3-Ts): 
Mode 4 is known as the freewheeling stage and is used for regulation purposes 
only. Because of diode D2, there is no energy transfer from the transformer to the load 
and the output voltage is maintained solely by the output capacitor Co. The maximum 
regulation of this PFC converter is aclueved when the time duration of this mode reduces 
to zero. At eTs, this mode ends and a new switching cycle begins. 
The state matrices for this freewheeling stage are, 
4.3 State-Soace Averaging Model 
According to the averaging procedure described in Chapter 2, the following state 
space equations can be obtained by averaging the state matrices over a switching period, 
Since the inductor currents operate in DCM, the complete averaging model of the 
converter can be bbtained by the above state equations together with the following 
additional constraints: 
di di, L= 0, -=o 
dt dt 
The state matrices in Equation 4.12 are given by, 
Fig. 4-4 shows an equivalent circuit representation of the average model described 
from Equations 4.12 to 4.17. 
Fig. 4-4. Equivalent circuit of the averaged model. 
4.3.1 Steady State Model 
Steady state relations among the system quantities are given in Equations 4.18 
and 4.19. These relations are the basis for the designing of nominal operation point. They 
dx 
are also obtained from Equations 4.1 2 to 4.1 7 by setting - = 0 and replacing all the 
dt 
variables with their corresponding DC values. 
with two additional constraints, 
An equivalent circuit representation for the above DC model can also be obtained 
directly from Fig. 4-4 with the capacitors treated as open circuits. All the variables should 
be substituted by their DC values. 
Equation 4.18 can be used to derive the dependence of DC quantities Dl, 4, Vo, 
V, on circuit and control parameters. These relations are given in Equations 4.20 to 
ml = ~ [ l +  4 dq], m2 = a - ( k ,  + 4 D 2 )  
2k2 
nm1 
in which, 
and 
b = 2kl[2a(k2 + 2 0 , )  - a 2  + k2(4D2 - k , )  
k : (a+k2  - 4 D 2 )  
4.3.2 Small Signal Dynamic Model 
Small signal relationship among state variables is derived by applying small 
signal perturbations 0, to the nominal input voltage V, and d to the nominal duty cycle 
D as shown by, 
These perturbations results in variations in the state variables and the output 
voltage, i.e., 
After linearizing the state equations and retaining only the first-order small signal 
terms, the following dynamic equations are obtained: 
with additional constraints, 
The last two expressions in Equation 4.24 are the result of additional constraints 
in Equation 4.13. It is clear that the small signal model of the converter has been reduced 
to a second order system. In order to derive the system transfer functions, unknown 
modulation quantities such as dl ,  2, must first be determined. 
From the last two expressions in Equation 4.24, we have, 
Substitution of the above expressions and Equation 4.25 into Equation 4.24, the 
general form of the small signal transfer functions for the input-to-output, H,(s), and 
control-to-output, Hd(s), can be obtained as: 
where 
9 ( s )  
- H, ( s )  =L a214 I 
cg (4 s2  - (a11 + a22 1s + a1 la22 - a12a21 
1 2(Dl + D2)IL + n(D - Dl)If  n(D - Dl)I f  
a,, = - I - cs vg - 2 v c s  n vcs + vo Vcs - v o  1 
For the converter with a DC output 50W@50V, input voltage of 120V and the 
following set of circuit parameters: n=0.27, L=482.3p.H, L/c80.9p.H, CS=820pF, 
Co=900pF,f,=50kHz, the above expressions result in two transfer functions given as: 
Frequency responses of these two transfer hc t ions  are shown in Figs. 4-5(a) and 
4-5@), respectively. It can be noticed that the system is highly damped, which is 
expected as the converter is operating in DCM condition. The two poles are well 
separated and are located around 0.5Hz and 80Hz, respectively. These values can also be 
estimated by considering that the boost and forward converters are operating separately in 
DCM conditions using the above parameters. In this case, the steady state storage 
capacitor voltage V, should be considered as the input of the forward converter and the 
sum of the two storage capacitor voltages (2V,) be the output voltage of the boost 
converter. From Equations 4.1 8 and 4.19 it turns out that V, is 194.4V and the locations 
of the poles are about 0.31Hz for the boost and about 78.3Hz for the forward converter. 
They are very close to the values in Fig. 4-5. However, the converter system discussed in 
this paper is not just a mere cascaded connection of a boost converter with a forward one. 
It is rather a result of more tightly interconnected subsystems owing to the unusual 
operation of the switched-capacitor network as was mentioned in Section 4.1. This 
impact is manifested by the presence of an additional left-half-plane (LHP) zero in the 
control-to-output transfer function which does not belong to either of the subsystem and 
should be considered in the design of the feedback controller. 
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Fig. 4-5. Frequency responses for (a) input-to-output, and (b) control-to-output. 
In the closed-loop design of the PFC converter system, the controller should be 
designed properly such that the bandwidth of the voltage loop is significantly lower than 
the 100/120Hz ripple frequency in the output to prevent degradation of the converter 
power factor. The crossover frequency of the loop gain is usually chosen between one- 
third or one-fourth of the line frequency. For a DCM operating boost converter used as a 
PFC pre-regulator, a single type-I1 compensator in most cases can provide reasonable 
phase margins (45O-60') and suitable gain attenuations (30-40dB). 
The introduction of an extra LHP zero normally increases the system stability. 
However, for the discussed converter, this zero is located at 2.83Hz which provides 
significant phase leading at the desired crossover frequency (refer to Fig. 4-5), making it 
harder for a type-I1 compensator to achieve a suitable phase margin. Therefore, an extra 
phase-lagging network without phase inversion has to be added into the feedback loop to 
null the low frequency zero. When implemented with an OpAmp, this network generates 
extra noise into the voltage loop and increases the number of components. 
The equivalent small signal circuit model is also available fiom Equations 4.24 
and 4.25 directly or from perturbing the circuit of Fig. 4-4 and through linearization and 
subtraction of the DC components. In the following process, we introduce three small 
signal currents, source current ig,  storage capacitor current its and output current f0 and 
express them as hc t ions  of input modulation C,, control modulation d ,  circuit 
parameters as well as steady-state parameters. We have, 
From Equations 4.30 to 4.32, the final form of the small signal circuit model is 
obtained and is shown in Fig. 4-6, in which gl,  8 2 ,  g3, j l l ,  j12, j2l. j23, j32. j 3 3  are given as 
follows: 
Fig. 4-6. Small signal equivalent circuit model. 
According to the derived small signal model of the converter circuit, Pspice 
simulation was also camied out with the same circuit parameter and operation condition 
as that used for Equations 4.28 and 4.29. Simulated frequency responses of the input-to- 
output and control-to-output are depicted in Figs. 4-7(a) and 4-7(b) respectively. It is 
found from Fig. 4-5 and Fig. 4-7 that the theoretical transfer characteristics agree very 
well with the simulation results. 
4.4 Experimental Verification 
A prototype unit was constructed with the parameters given in Section 4.3 in 
order to verify the small-signal model. Two types of measurements were performed: (1) 
input voltage is a rectified 60Hz line voltage and, (2) input voltage is a DC voltage with 
its value equals the m s  value of the rectified line voltage. The measured control-to- 
output frequency characteristics are shown in Figs. 4-8(a) and 4-8(b). 
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Fig. 4-7. Simulated small signal frequency responses for 
(a) input-to-output, and (b) control-to-output. 
It is shown from Figs. 4-8(a) and (b) that the measurement results agree very well 
with the two types of input voltages. The differences are within 1dB between the gains 
and within 6' between the phases; thus verify the assertion that a PFC converter can be 
treated as a DCDC converter with its input voltage equals the rms value of the rectified 
AC line voltage. This treatment greatly simplifies the analytical process and allows most 
of the well-developed DCDC converter techniques to be applied directly to the PFC 
applications. 
(a) 120V (rms) AC input 
+ Gain 
1 I I 1 I 
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Fig. 4-8. Measured control-to-output frequency characteristics 
with the input of (a) 120V (rms), and (b) 120V DC. 
Compared the above measurement with the theoretical result given in Equation 
4.29 and shown in Fig. 4-5(b), however, it is found that they match each other only in the 
low frequency range. There are significant differences when the frequency is higher than 
300Hz where the measured phase begins to increase and the slope of the measured gain 
begins to slow down. This phenomenon clearly indicates that there is still a zero in the 
high frequency range that was not taken into account in our small-signal model. In 
practice, this zero is introduced by the non-ideality of the output capacitor. To explain 
this point, its equivalent-series-resistance (ESR) of 0.05n is considered in the model and 
the simulation result is given in Fig. 4-9. It is noticed that with this small ESR included, 
results from the measurement and the simulation are in good agreement. 
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Fig. 4-9. Simulated control-to-output frequency characteristic 
with output capacitor ESR included. 
Measurement of the frequency responses were also performed for different line 
conditions, and were compared to the simulation results according to the derived small- 
signal model. The experimental and simulated results are shown in Figs. 4-10(a) and 4- 
10(b) for Vg=llOV DC input, respectively. Figures 4-ll(a) and 4-1 l(b) show the 
measured and simulated results for Vg=l 50V DC input, respectively. 
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Fig. 4-1 1. Frequency response for a 150V DC input: (a) measured, @) simulated. 
It is found from Figs. 4- 10 and 4- 1 1 that for each input voltage, the difference 
between the measured and simulated results is within 2dB in the magnitude. Discrepancy 
in the phase is within 5" for most of the measured frequency points except in the high 
frequency range where this value is larger but is still limited within 10'. These results 
indicate that the proposed model is a good representation of the small-signal behavior of 
the converter, especially in the low fiequency range. 
4.5 S u m m q  
In this paper, a small-signal model for a single-switch PFC converter was 
developed using the state-space averaging technique. The underlined assumption in the 
derivation was that the steady state condition could be determined by a DC input whose 
voltage equals the rms value of the rectified line input voltage. The assumption was 
verified experimentally, thus allowing the analytical method developed for DCIDC 
converters to be applicable directly to the PFC circuit design. 
A special property in the output-to-control transfer function was observed. This 
property is characterized by the presence of a low fiequency LHP zero which does not 
occur in either of the boost or forward converter when operating in DCM conditions. It is 
a result of the unique manner of the energy being transferred from the boost converter to 
the forward converter. The impact of tilis zero on the controller design was also 
discussed. 
Finally, the effect of the ESR of the output capacitor on the dynamic behavior of 
the power factor correction circuit was illustrated. The developed mathematical and 
circuit models were verified by simulation and by the measurement data under different 
input voltages. All the results verify the validity of the developed models, especially in 
the low fiequency range. 
CHAPTER 5 
PWM SWITCH MODELING OF SINGLE-SWITCH POWER 
FACTOR CORRECTION CONVERTERS 
5.1 Introduction 
It has been mentioned in Chapter 2 that there are a number of techniques available 
to modeling power electronics circuits. The averaging technique is the most popular 
approach adopted by many researchers to the analysis of DC/DC converters. The 
versatile state-space averaging approach can be applied to any PWM converters but its 
accuracy decreases at hgh fiequency range for converters operating in DCM and thus 
introduces noticeable errors in predicting fast line or load transient responses. On the 
other hand, the PWM switch modeling approach improves the accuracy of DCM dynamic 
characteristics at high frequency range. However it may sometimes not apply directly to 
topologies where the active and passive switches are physically separated and their 
numbers are usually not equal. A "conceptual" PWM switch or a separated PWM switch 
may not easily be extracted. 
Todate, the modeling of PFC converters has not been studied thoroughly as has 
been done with DC/DC converters. The phrase "small-signal characteristics" of PFC 
converters could be misleading as the converter operation is actually under large signal 
environment. While experimental results as presented in Chapter 4 showed that the small 
signal behavior of PFC converters may be approximated by replacing the rectified AC 
input by a constant voltage that equals the rms value of the AC line, more theoretical 
investigation is still needed to justify the approach. 
From Chapter 4 it is noted that deriving dynamic characteristics of PFC 
converters using the stage-space averaging method is very tedious and cumbersome. The 
resulting large and small signal models as shown in Fig. 4-4 and Fig. 4-6, however, are 
still not easy to use in predicting line andor load transient performances and not quite 
satisfactory in obtaining frequency respons-es when information at high frequency range 
is required; This is due to the fact that the dynamic behavior of the inductors has been 
neglected. A'PWM switch model can easily perform the required transient and small- 
signal performance study with a satisfactory accuracy for DCM converters, provided such 
a model can be found. For single-switch PFC converters, however, the number of passive 
switches is usually more than one. This plus the presence of transformers often makes it 
difficult to conceptualize a PWM switch. In this situation, the conventional approach of 
- 
finding such a switch or a separated PWM switch needs to be modified. A more 
generalized PWM switch modeling approach suggests that the voltages responsible for 
charging and discharging of inductor current be identified and the functionality of 
switches be carefully investigated. Under some circumstances, fictitious switches and/or 
transformers maybe added in order to realize the hctionality of the switches. Circuit 
transformation can then be applied and the available PWM switch modeling technique 
can be utilized. 
In this chapter, the single-switch ACDC converter discussed in Chapter 4 is again 
adopted to show the above modeling technique. The reason to use this converter as an 
example in this chapter is that it has two diodes, a three-winding isolation transformer 
and all the switches are separated. These are the main sources known to make it difficult 
to derive PWM switch models. It will be shown that the derived model for this converter 
can be easily implemented into the Pspice library to facilitate steady state and transient 
analysis. The modeling technique introduced is general and can be easily extended to 
other single-switch PFC converters operating in DCM condition. 
Before discussing the model of the PFC circuit, an error of the classical DCM 
PWM switch model implemented in the Pspice library is first identified and solution to 
the problem is provided. This corrected Pspice library model is very useful since a lot of 
PFC circuits utilize a DCM operating boost topology as the fiont-end converter, as is the 
one discussed in Chapter 4 and is to be discussed in this chapter. Second, conduction 
losses will be modeled and included into the classical PWM switch model. This issue was 
considered in the past only with the assumption that inductor current ripple is negligible 
compared with its average value. However, when this current has large ripples, especially 
when it becomes discontinuous, the issue of properly modeling the conduction losses has 
not been addressed in the open literature. Such a non-ideal PWM switch model is 
presented in Section 5.3. 
5.2 Correctine the Psoice Larpe-Simal Model for DCM PWM Converters 
In this section, it will be shown that an incorrect parameter limit in the existing 
Pspice PWM switch model is reqonsibie for consistent convergence problems or 
erroneous results encountered in simulating the boost converter operating in DCM. Such 
phenomena could not be observed when the model is utilized in the buck, buck-boost and 
Cuk converters. Correction of the model is provided and its validity is verified using a 
specific converter example. The results illustrate how the existing and corrected models 
produce different results when the boost converter is subjected to sudden load variations. 
Unlike the state-space averaging approach which relies on algebraic manipulation 
- - 
- - . .  
of a set of state-space equations to deriv- the circuit model, the PWM switch model 
comes directly with the convenient circuit form. Thus makes it particularly suitable for 
designers to use circuit simulation tools to analyze PWM DC/DC converters. _ _ .  . This 
evolved modeling technique has been adopted by MicroSim Corp. and incorporated into 
its professional versions of Pspice simulator [84]. The simulator's model library 
"swit-rav.libW contains a number of PWM switch models for CCM, DCM and for voltage 
mode and current mode control. With these models, derivation of transient response and 
small-signal frequency characteristics of PWM DC/DC converters is greatly simplified. 
For example, the sub-circuit model VMLSDCM (its netlist is given in Table 5-1) presents 
the large-signal model for converters operating in DCM. 
Analysis and Modification of the Model 
Refening to Fig. 2-4(a) for the PWM switch and Fig. 2-6 for its equivalent circuit 
model in DCM operation, Pspice circuit diagrams describing this model are shown in Fig. 
5-1. From Table 5-1, it is noted that the controlled voltage source etbl is a linear function 
of the control variable i(vmp) (ip in Fig. 2-6) and is forced to be positive. This relation is 
\ 
shown in Fig. 5-2(a). under steady state and transient conditions, current ip is always 
positive in buck, buck-boost and Cuk converters. In these converters, the controlled 
voltage source etbl is assigned to a proper value (limited between 0 and 400) 
corresponding to the amount of cment i,. However, this current will be negative in the 
boost converter under normal operation conditions. In this case, etbl is always forced to 
be very small and it does not reflect the change in current i,. As a result, etbl is always 
assigned to a minimum value (10-8) which produces a very large emew (p in Fig. 2-6) 
regardless of the amount of current i,. This obviously results in erroneous simulation 
results. 
Solution to this problem is to enable the controlled source etbl to accommodate 
bi-directional current flow for ip. This can be done by modifying the etbl statement in the 
netlist with either the arithmetic expression (value) or the look-up table function (table) 
as given below: 
etbl anum 0 value= { 2  *@l *fs *i(vmp)} 
etbl anum 0 table ( 2  *lfl *fs *i(vmp)} (-400,-400) (400,400) 
Figure 5-2@) shows the corrected relation between etbl and bi,. Now etbl can 
take positive or negative values according to the direction of the control current. 
Table 5- 1. Netlist of the Pspice VMLSDCM Model 
* Large signal discontinuous conduction voltage mode model 
* Params: Rmphite-+Extemal ramp height, Valleyv+Valley voltage of external ramp 
* LFIL+Filter inductance, FS+Operating frequency 
* Pins: active (A), passive (P), common (C), control voltage (Vc) 
.subckt VMLSDCM A P C Vc Params: Rmphite=2 Valleyv=l LFIL=SOOu FS=5Ok 
vconv conv 0 1 
emod d 0 table {v(conv)*(v(vc)-valleyv)/rrnphite) = (.O 1, .01) (.99, .99) 
v / d /  Y/ 
etbl anum 0 table {2*lfil*fs*i(vmp)) (1 e-8, 1 e-8) (400,400) 
L/ 
emew mew 0 value= {v(conv)*v(d )*v(d)*v(~,c)/v(&um) }
gat , a c value= (v(conv)*v(m~ew)*i(vmp) )
ecP c x value= {;(conv)*v(mew ) *v(a,c)} 
J V,  C 
-P P x 0 ei-- - -  
rconv d 0 lg  
rc conv o ig M 1 p  
ranum anum o ig c &' P wc~c 
r5 mew O ig  C ( 
.ends / " :  $2  ------ 7%" y z  c (  
2 L d 
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1 emod 1 
Fig. 5-1. Pspice circuit diagram for DCM PWM switch model. 
(a) Pspice model (b) corrected model 
Fig. 5-2. Controlled voltage source etbl vs. current i, (b = 2LPfS)). 
5.2.2 Verification of the Modified Model 
With the above slight change, the VMLSDCM model can be used to simulate 
classical PWM converters including the boost converter without introducing any 
convergence problems or giving wrong solutions. An example is given in Fig. 5-3 
showing the simulation schematic diagram of a DCM boost converter with switching 
fi-equency f, = 50kHz, VALLE W = 1 and RMPHITE = 2. In this figure, block U represents 
the corrected average switch model VMLSDCM. Since V, = 2V, it is obvious fkom the 
Pspice model that the duty cycle D = 0.5. With all the available parameters, the output 
voltage of the boost converter can be easily predicted theoretically fiom the expression: 
'1 ( 'z2 ) ,which gives about 25.W output voltage for a 1 O M 2  load and v, =- l +  I+- 
2 
about 33.5V for a 20021 load. Figure 5-4 shows the transient waveform of the output 
voltage (V(Co)) fiom one steady-state to another when the load is subjected to a sudden 
change at t = 2ms. It can be seen that the simulation gives almost the same result with the 
corrected VMLSDCM model, with etbl equals -2.59 and -1.675 for lOOQ and 200R 
loads, respectively. Under the existing incorrect model, etbl will be forced to equal 
under both loads. 
Fig. 5-3. Schematic diagram of the boost converter using the Pspice VMLSDCM model. 
The existing Pspice model was also applied to this schematic diagram for 
compiujson purposes. Two types of phenomena were observed. With the same initial 
inductor and capacitor conditions as the above example, a convergence problem in 
transient bias point calculation message was reported. However, when no initial 
condition was assigned to the inductor and capacitor, a false simulation result was 
obtained as shown in Fig. 5-5, which shows that the output voltage converges to about - 
2 1.45V! 
Fig. 5-4. Output voltage of the boost converter with the corrected VMLSDCM model. 
Fig. 5-5. Output voltage of the boost converter with the 
existing Pspice IIMLSDCM model. 
5.3 Modeling of Conduction Losses in PWM Converters 
The three-terminal PWM switch model is a powerhl and convenient tool in the 
study of PWM DC/DC converters. Non-ideal components such as inductor equivalent 
series resistance (ESR) and on-resistance of switches have measurable effect on the 
steady state and small signal performances of the converter. This effect was considered in 
some literature when the converter operated in CCM and under a small ripple assumption 
on the inductor current waveform [62, 79, 841. However, accuracy of the model in these 
works decreases with the increasing of inductor current ripple with respect to its average 
value. To an extreme, when the converter operates in DCM, a proper method considering 
the effect of non-ideal components in the PWM switch model has not been found in the 
open literature. Such a PWM switch model is developed and implemented into the Pspice 
library in this section based on the energy loss invariant principle. It is found that duty 
cycle dependent parasitic resistors need to be used in the model. Accuracy of the 
proposed model has been verified through Pspice simulation using a buck and a boost 
converter operating in DCM. 
5.3.1 Conduction Losses in DCM Converters 
In the following discussion, the diode is considered to be a constant voltage Vd in 
series with a linear on-resistor rd when conducting. The active switch has an on-resistance 
of rs and the inductor has an ESR of r ~ .  A basic problem in analyzing DClDC converters 
with non-ideal components is that the inductor current will not be a triangular waveform 
superimposed on a DC current as was considered in lossless converters. Inductor current 
rises and falls exponentially with an average value of I' instead of I when ideal 
components are assumed, as is shown in Fig. 5-6. Whether it is easy or not to calculate 
the difference between them, it is quite clear that this difference is determined by the time 
constants in charging and discharging of tke inductor. In our initial step, we assume that 
these time constants are much greater than the charging and discharging time of the 
inductor, i.e. : 
Fig. 5-6. Inductor current with ideal (solid line) and non-ideal (dashed line) components. 
and 
where vdis denotes the voltage applied to the first order L-R circuit to discharge the 
inductor. For the buck converter, this voltage is the load voltage subtracted by Vd. 
Under these conditions, the difference between actual and ideal inductor current 
waveforms is negligible. In terms of energy losses in ESR and on-resistances, however, 
they are not negligible even though Equations 5.1 and 5.2 are satisfied. 
In an average model, inductor current is measured by its average value over each 
switching cycle. This current also generates energy losses on the parasitic resistors, which 
are characterized by the rms value of the current instead of the average value. As 
qualitatively shown in Fig. 5-6, the rms value is clearly larger than the average value. To 
correctly model energy losses on the parasitic resistors in PWM converters, the energy 
loss in the average model must remain unchanged as in the actual switching converter. As 
a result, the rms and average values of the inductor current as shown in Fig. 5-6 are first 
determined and they are given below: 
where Ima is shown in Fig. 5-6. 
The energy dissipated in the inductor ESR, r ~ ,  over one switching period is given 
by: 
The same amount of energy dissipation should also be accounted for in the 
averaged model based on the average current. This implies that the ESR of the inductor 
should be replaced by an equivalent resistor to accommodate the difference between the 
rms and average values of the inductor current, i.e., 
where r ~ , ~ ~  is the equivalent ESR of the inductor in the averaged model. 
From Equations 5.5 and 5.6 it is easy to obtain: 
Equation 5.7 suggests that the ESR of the inductor be replaced by a larger resistor 
in the averaged model. It is also noted that in the denominator, (d+dl) is the relative 
duration of the inductor current in each switch cycle within which this current is greater 
than zero. Obviously this equivalent resistance depends on control duty cycle and circuit 
parameters. 
To calculate the equivalent on-resistance for the active switch and the passive 
switch, same procedure described from Equation 5.3 to Equation 5.7 can be followed. 
However, the result can also be obtained simply by observing that the relative duration of 
the current flowing through the active switch is d and that flowing through the passive 
switch is d l .  Therefore, 
where r,,, ideq is the equivalent on-resistances of the active switch and the diode in the 
averaged model, respectively. 
Figure 5-7 shows the DCM PWM switch circuit model with conduction losses 
included. From Chapter 2, we know that, 
Fig. 5-7. DCM PWM switch circuit model with conduction losses. 
5.3.2 Conduction Losses in CCM Converters 
The above discussion about equating energy dissipation between the actual 
switching converter and its averaged DCM model can also be applied to deriving the 
CCM PWM switch model with conduction losses. Inductor current waveform of the ideal 
converter for this case was shown in Fig. 2-2 under steady-state operation conditions. It is 
redrawn in Fig. 5-8 but is shown with larger current ripple with I denotes the average 
value and A2 the inductor current ripple. To include conduction losses in the CCM model, 
the relation between average and m s  values of this current needs to be determined first. 
The portion of the inductor current during [O, dT,] time period flows through the 
active switch and the other portion in each switching period flows through and passive 
switch. Simple mathematical derivation reveals that the rms values of the inductor current 
(ILm) as well as the switch current ( I , , ,  ID,,) have the following forms: 
Fig. 5-8. Ideal inductor current waveform for CCM condition. 
With the same assumption on the time constant as given in Equations 5.1 and 5.2, 
the energy loss invariant principle outlined fiom Equation 5.3 to Equation 5.7 results in: 
Equation 5.12 shows that the equivalent resistance in the averaged CCM model 
depends on both the duty ratio d (excludes the ESR of the inductor) and the relative 
inductor current ripple. If we consider that a lumped resistor in the inductor branch is 
responsible for all the conduction losses, then the equivalent resistance of this resistor can 
be expressed as: 
Under a small ripple assumption, i.e., I>> AI, coeficient B2 becomes very close 
to unity. In this case, 
It is interesting to note that this result is exactly the same as that presented in [62, 
79, 841. Ahother interesting observation of the equivalent resistance given in Equation 
5.12 shows that when the converter operates in critical conduction mode, Equation 5.12 
takes the simple form as that of Equations 5.7 and 5.8 for the DCM model with dl=l-d. 
This result demonstrates that both CCM and DCM averaged models agree with each at 
critical conduction mode. 
5.3.3 Verification of the Non-Ideal PWM Switch Model 
The non-ideal PWM switch model can be easily implemented into the Pspice 
library. Table 5-2 shows the Pspice netlist of the DCM PWM switch circuit model given 
in Fig. 5-7 (LOSSY-LSDCM). Noted that in the netlist, the controlled voltage source 
evdrd denotes the voltage across the conducting diode. The direction of the diode forward 
voltage drop Vd depends on the direction of current i(vxy) (i, in Fig. 5-7). For the Boost 
converter, this current is negative and therefore the controlled voltage source evdrd 
should take this into account. This issue has already discussed in Section 5.2.1. 
Table 5-2. Netlist of the Pspice LOSSY-LSDCM Model 
* Large signal discontinuous conduction voltage mode model 
* (including ESR of the inductor, on-resistance of switches and diode voltage drop) 
* Params: RrnphitejExtemal ramp height, Valleyv+Valley voltage of external ramp 
* LFILjFilter inductance, FS-Operating fkequency 
* rsjon-resistance of the active switch, rd-on-resistance of the diode 
* Vdjdiode forward voltage drop, RL+ESR of the inductor 
* Pins: active (A), passive (P), common (C), control voltage (Vc) 
.subckt LOSSY - LSDCM A P C Vc Params: RMPHITE=2 VALLEYV=l FS=SOk 
+ LFIL=SOOu RL=O RS=O RD=O VD=O 
emod d 0 table { (v(vc)-VALLEW)/RMPHITE) = (.01, .01) (.99, .99) 
remod d 0 l g  
. 
etbl mum 0 value= {2*LFIL*FS*i(vxy)} 
ranum anurn 0 l g  
emew mew 0 value= {v(d)*v(d)*v(a,n)/v(anum)} 
gat a m value= {v(mew)*i(vxy)) 
ecP x p value= {v(mew)* (v(a,m)+v(n,c)) } 
mew mew 0 lg  
VXY X Y 0 
ers n value= {v(mew)*i(vxy)*4*RS/3/v(d)} 
evdrd n value= {i(vxy)*4*RD*v(mew)/3/v(d)+VD* S GN(i(vx y)) } 
erl c value= {v(mew)*i(vxy)*4*RL/3/v(d)} 
.ends 
Another phenomenon about the equivalent resistors (Equations 5.7 and 5.8) is that 
although their dependency on control duty ratio is somewhat different, the voltages 
across them turn out to have the same expressions as given below: 
where r is the ESR of the inductor or on-resistances of the switches. This relation has 
been used in the netlist to describe the controlled voltage sources evdrd, esr and esl. 
To show that Fig. 5-7 is a more accurate model when conduction losses are 
considered, the LOSSY-LSDCM and the available Pspice VMLSDCM models are 
applied to the Buck converter and the Boost converter to study the steady state and load 
transient performances. The results are then compared with those obtained from cycle-by- 
cycle simulation of the actual converter circuits. It should be pointed out that for ideal 
converters, the LOSSY-LSDCM model is identical with the Pspice VMLSDCM model, 
as can be seen fiom Fig. 5-7. 
Therefore, simulation results will be characterized by the following three 
approaches: (a) cycle-by-cycle simulation of the actual converter, (b) simulation using the 
derived LOSSY-LSDCM model, and (c) simulation using the Pspice VMLSDCM model 
but with the resistors connected outside the model terminals. 
The following circuit and operation parameters are used in the simulation: 
1. Buck converter: Vi.=24V, d=0.25, f,=SOkHz, L=20pH, C=47pF and sudden load 
changes (from 652 to 352) occur at ~ l m s .  
2. Boost converter: &=24V, d=0.25, f,=SOkHz, L=l OpH, C=47pF and sudden load 
changes (fiom 1252 to 952) occur at t=lms. 
Comparison is first made to show the steady state and transient output voltages 
for both converters with small conductive resistances (rL=O. 1 R, rs=0.2R, rc=. 1 1 R, 
Vfi0.8V). Simulation results are given in Fig. 5-9 for the Buck converter and Fig. 5-10 
for the Boost converter. With these circuit parameters, it is easy to test that Equations 5.1 
and 5.2 are satisfied, which means that circuit time constants are much larger than the 
charging and discharging time of the inductor in each switching period. 
Figures 5-9 and 5-10 show clearly that the derived model is much more accurate 
than the existing lossless model. Since the conductive resistances are small, energy losses 
on these resistors are also small. It is therefore expected that both models should give 
approximate output voltages. As can be measured from Fig. 5-9 for the Buck converter, 
the load voltage predicted by the existing model is only 1.54% greater than that predicted 
by the derived model when the load resistance is 622. This figure changes to 1.82% when 
the load resistance reduces to 3R. For the Boost converter, as can be seen from Fig. 5-10, 
difference between the voltages predicted by both models is more pronounced but this 
difference is still only 2.97% and 2.60% of the voltage of the derived model at 12R and 
9R load resistance, respectively. 
Next the resistors are intentionally increased in order to test the accuracy of the 
derived model under conditions that requirements given by Equations 5.1 and 5.2 are not 
satisfied. Output voltages for the Buck converter and the Boost converter with large 
conductive resistances (rL=0.5n, rs=0.5R, re0.61 R, Ve0.8V) are shown in Fig. 5- 1 1 
and Fig. 5- 12, respectively. 
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Fig. 5-9. Simulation results for the Buck converter with small conduction losses. 
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Fig. 5-1 0. Simulation results for the Boost converter with small conduction losses. 
Fig. 5-1 I. Simulation results for the Buck converter with large conduction losses. 
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Fig. 5-12. Simulation results for the Boost converter with large conduction losses. 
It is found from Figs. 5- 1 1 and 5- 12 that even with large conduction losses, the 
load voltage predicted by the derived model still tracks the actual converter output 
voltage precisely. On the other hand, the existing model generates noticeable errors that 
are 6.98% greater at 6R and 8.80% greater at 3i2 load resistor for the Buck converter, and 
are 13.1% greater at 1251 and 1 1.8% greater at 9n load resistor for the Boost converter. 
The improved accuracy of the derived model can be explained by the fact that even 
though the average switch and inductor currents deviate from that in the ideal converter, 
there is a significant difference between the rms value and the average value of these 
currents. More losses have therefore been accounted for in the derived model as are with 
the actual converter. 
With the. derived large-signal model available, we can now proceed to study how 
non-ideal components affect the dynamic behavior of PWM converters. This can be done 
by either linearizing the model around a steady-state operation point or simply use the 
circuit simulator to generate the bode plots. Figures 5-13 and 5-14 compare the simulated 
control-to-output and input-to-output transfer functions for the ideal Buck converter and 
the non-ideal Buck converter with large conduction losses. 
From these two figures, it can be noted that the converter is a second order system 
as acclaimed in [62]. As is expected, the two poles for both cases are well separated. The 
non-ideal converter presents slightly smaller gain and is also slightly more damped. It is 
estimated from these figures that both transfer characteristics have almost the same 
resonant frequency of about 5.17kHz, a dominant pole of slightly greater than lkHz and a 
second pole of greater than 25kHz. These results agree very well with theoretical 
expectation [62] for the ideal Buck converter with a resonant fkequency of 5.19kHz, a 
pole at 1.43kHz and another one at 3 1.2kHz. 
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Fig. 5-1 3. Control-to-output transfer functions of the ideal (0) and non-ideal(0) Buck 
converters with a load resistance of 6a. 
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Fig. 5-14. Input-to-output transfer functions of the ideal (0) and non-ideal(0) Buck 
converters with a load resistance of 6S2. 
Frequency characteristics of the ideal and non-ideal Boost converter can also be 
obtained. They are shown in Fig. 5-15 for the control-to-output and in Fig. 5-1 6 for the 
input-to-output relations. Similar conclusions with respect to pole position and damping 
can also be drawn as with the Buck converter. A common property of the bode plots 
shown fiom Fig. 5-1 3 to Fig. 5-16 is that conduction losses do not have significant effect 
on the dynamic behaviors of the Buck and the Boost converter except for the reduction of 
the gain in the transfer functions. It is also noted that the open loop gain of the Boost 
converter is more sensitive to the ESR of the inductor and on-resistance of the switch. 
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Fig. 5- 1 5. Control-to-output transfer functions of the ideal (0) and non-ideal(0) Boost 
converters with a load resistance of 12a. 
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Fig. 5-16. Input-to-output transfer functions of the ideal (0) and non-ideal(0) Boost 
converters with a load resistance of 12Q. 
5.4 Dynamic Modeling of Single-Switch PWM PFC Converters 
As has been described in Chapter 2 and Chapter 4, a large group of PFC 
converters use only one active switch to control line current and to regulate output 
voltage. Modeling of such converters using the well-known state-space averaging method 
is cumbersome and the resulting model is not easy to use either. On the other hand, the 
three-terminal PWM switch modeling approach preserves the physical perception of the 
converter and is also easy to apply to perform small-signal and transient analyses. This 
approach, however, could not be applied directly to many popular PFC converters. 
In this section, an extended PWM switch modeling approach which does not rely 
on identifying a physical three-terminal switch in a converter is proposed. The approach 
will be illustrated by the PFC circuit discussed in Chapter 4 (Fig. 4-1). It will be shown 
that the derived model can be easily implemented into the Pspice library to facilitate 
steady state and transient analyses. The modeling technique introduced can be easily 
applied to other single-switch PFC converters operating in DCM condition. Verification 
of the derived model is also given. 
5.4.1 Derivation of the PWM Switch Model 
First, the PWM switch of the fiont-end boost stage can be easily identified. It 
should be noted that even though the output diode (passive switch) is not present in this 
stage, the operation of the choke inductor L is exactly the same as that in the Boost 
converter with its charging voltage to be vdt) (rectified line voltage) and discharging 
voltage to be (2vcs-vdt)). The hc t ion  of the passive switch is realized by the rectifjmg 
bridge and other circuit components. 
Next, the energy transfer pattern of the forward stage will be investigated. In 
order to clearly understand the operation of the two leakage inductors LI, L2, the 
waveform of the leakage current (iL2(t) for example) in a switching cycle was redrawn in 
Fig. 5-17. It is found that the charging slope is proportional to the difference between the 
input (v,, storage capacitor voltage) and the reflected output voltage, the same manner as 
that in the traditional forward converter. However, the discharging slope is now 
proportional to the sum of the input and the reflected output voltage. This is in sharp 
contrast to the traditional forward converter where the energy transfer inductor is 
discharged by the output voltage only. It is this interesting energy transfer pattern that 
prohibits the direct application of the well-known PWM modeling technique. 
Fig. 5- 1 7. Leakage inductor current waveform (i~2(t)). 
To correctly model the energy transfer fiom storage capacitors to the load through 
leakage inductors, a fictitious switching circuit consisting of an active switch, S,, a 
passive switch, D, and an ideal 1 : 1: 1 three winding transformer as shown in Fig. 5-1 8 is 
constructed to accomplish the desired hctionality. With S, operates synchronously with 
the main switch S in Fig. 4-1, one can easily verify that the inductor is charged by (vcs- 
vdn) and discharged by (vcs+vdn) similar to that in the actual circuit. In the following 
derivation steps, the same assumption with respect to storage capacitors and leakage 
inductors is also made as that in Chapter 4, i.e., Csl = Cst = C,, vcsl = vcs2 = vcs and L1 = L2 = 
L3 zLl (t) = iL2(t) = Nt). Therefore, analysis can be concentrated on one inductor current. In 
addition, we use the notation i(t) to denote the instantaneous current and i to denote its 
average value over a switching cycle. 
Fig. 5- 18. A fictitious circuit which generates the current waveform in Fig. 5- 17. 
The switching circuit of Fig. 5-18 can be fiuther simplified as shown in Fig. 5-19. 
Since the transformer is assumed to be idell, diode D2 can be removed as its h c t i o n  is 
accomplished by the fictitious diode Da. From Fig. 5-1 9, it is obvious that, 
Fig. 5- 19. Simplified fictitious switching circuit of Fig. 5- 1 8. 
where ipk is the peak value of current iAt) 
However, ipk can also be expressed as, 
In the above expressions, Ts is the switching period (Ts=l/f,) and dlTs is the 
discharging time of current gt) 
From Equations 5.14 to 5.1 7, the following relationship between the average 
voltage and current can be obtained: 
d - d vCp d 2  vca 
P2 = = - -  dl 2Lf f, ' a ,  2Lf f s  ip2 
The large-signal average model following these equations is given in Fig. 5-20. 
This model can now be inserted into the PFC converter circuit to derive the complete 
model. However, the model given in Fig. 5-20 contains a three-winding transformer and 
it is not in a form that can be used conveniently. It will be more desirable if a relationship 
between the input and output can be directly established. This will be accomplished 
through the following algebraic calculations (suppose the center tap of the transformer is 
also grounded): 
and 
Fig. 5-20. PWM switch model of the fictitious switching circuit. 
also, 
From Equations 5.2 1 and 5.22, 
According to Equation 5.19, 
The final PWM switch model for the circuit shown in Fig. 5-19 can be easily 
deduced from Equations 5.20 to 5.23 and it is given in Fig. 5-21. 
Fig. 5-2 1. Simplified PWM switch model of the fictitious switching circuit. 
From Fig. 5-21, we may derive the steady-state relation between the load voltage 
Vo and the storage capacitor voltage V,. Consider inductor Lf to be short circuited in 
steady state, we have, 
where R is the load resistance. Also, if we define, 
Equation 5.23 becomes, 
Therefore, the output voltage is given by, 
This expression is exactly the same as Equation 4.21 obtained fiom the state- 
space averaging method. 
With the circuit model in Fig. 5-21 available, we are now ready to derive the 
complete large-signal model for the PFC converter. Recall that at the front-end boost 
stage, the output voltage is the sum of the two capacitor voltages, while each capacitor is 
charged by the same current flowing through the passive switch (not physically present in 
this converter). At the output forward stage, each capacitor provides a current if to the 
output through the leakage inductor Lf (Fig. 5-21). Therefore a complete circuit model 
can be obtained by placing the boost stage with its PWM switch model and the forward 
stage with the model shown in Fig. 5-21. The PWM switch model for the boost stage is 
available directly fiom the Pspice library as described in Section 5.2. Figure 5-22 shows 
the resulting circuit model, where 
Fig. 5-22. The complete large-signal circuit model of the PFC converter. 
and a is defined as, 
Circuit equivalent transformation can be applied to Fig. 5-22, resulting in a 
simplified model shown in Fig. 5-23 which further leads to a final complete large-signal 
m~del~given in Fig. 5-24. In Figs. 5-23 and 5-24, vl is defined as, 
With this definition and considering Equation 5.22, parameter defined by 
Equation 5.23 will be reduced to a much simpler form as, 
Fig. 5-23. Simplified circuit model of the PFC converter (vl=2vcs). 
Fig. 5-24. The final large-signal circuit model of the PFC converter (vl=2v,). 
Now let's take another approach to apply the PWM switch modeling technique in 
treating such a complicated switching network. The output forward stage of the discussed 
converter can be conceptually represented by a switching network block U1 as shown in 
Fig. 5-25. From previous discussion, average switch voltages and currents (over a 
switching period) with respect to the three-terminal PWM switch formed by S,, D, 
satisfy: 
where, 
Fig. 5-25. Switching circuit block diagram of the output stage. 
In Equation 5.30, vmq is the voltage charging the leakage inductor and vqn is the 
voltage discharging the inductor. According to the operation principle of the converter or 
Fig. 5- 17, switching block U1 enables, 
Substitute into Equation 5.30, we have, 
Also, 
Therefore, 
% Considering node p' is grounded and Vap = vcs, Equation 3.3 5 is exactly the same 
as Equation 5.22. 
Regarding average capacitor current i, and leakage inductor current il; Fig. 5-17 
clearly shows that i/ is the sum of currents ia2 and ip2. However, i, is equal to ia2 
subtracted by ip2. This is because the discharging leakage inductor current is flowing into 
the capacitor according to the operation principle of the converter. Therefore, 
This expression is also exactly the same as Equation 5.20. 
Substitute Equations 5.32, 5.34 and 5.36 into Equation 5.3 1, same expression as 
Equation 5.29 about the coeficient will be obtained, indicating that the large-signal 
model shown in Fig. 5-24 can also be obtained. 
Relationship between the nonlinear controlled sources in the forward stage can be 
easily implemented into the Pspice library (Pspice netlist is provided in Table 5-3). With 
this library file, steady state and dynamic properties of the PFC converter will be studied. 
Before moving to the next section to the DC and small-signal characteristics of 
the derived model, a brief discussion of the model will help to justify the resulting 
parameter values of the energy transfer components. It is noted from Fig. 5-24 that an 
equivalent capacitor with a capacitance of Cs12 and a voltage of vl (=2v,) is present. This 
agrees with the fact that the output current of the boost stage charges the two storage 
capacitors in series. It is also argued, however, that the two capacitors are discharged in 
parallel at the output forward stage and the model should also reflect this fact. The 
argument can be explained fkom the point of view of the total amount of stored energy in 
the capacitors. It is easy to verify that this energy is c,v:, in the two capacitors in the 
actual converter, which is exactly equal to that stored in the equivalent capacitor in the 
model. Thls amount of energy is required to hold the output voltage constant. 
In addition, this PFC converter utilizes two leakage inductors to transfer energy 
from two storage capacitors to the load b. parallel. This fact is also manifested in the 
model (Fig. 5-24) where the output buck-type converter stage has an inductor with its 
inductance equals L12. 
Table 5-3. Netlist of the Pspice FORWARD-LSDCM Model 
* Large signal discontinuous conduction voltage mode model 
* Params: Rmphite+Extemal ramp height, Valleyv+Valley voltage of external ramp 
* LFIL-Filter inductance, FS+Operating fiequency 
* Pins: active (A), passive (P), common (C), control voltage (Vc) 
.subckt FORWARD-LSDCM A P C Vc Params: RMPHITE=2 VALLEYV=l 
+ FS=5Ok LFIL=SOOu 
emode d 0 table { (v(vc)-VALLEYV)/RMPHITE} = (.O 1, .0 1) (.99, .99) 
rd d 0 l g  
etbl anurn 0 table {LFIL*FS*i(vxc)} = (-400,-400) (400,400) 
ranurn anum 0 l g  
emew . mew 0 value= {v(d) *v(d)*v(a,p)/v(anum) } 
gap a p value= (0.5 *(v(mew)- 1 )* i(vxc)/(v(mew)+ 1)) 
ecP x p value= (0.5 *(v(mew)- 1 )*v(a,p)/(v(mew)+ 1)) 
rrnew mew 0 lg  
VXC X c 0 
.ends 
5.4.2 Verification of the Derived Model 
To study the steady state property of the PFC converter, a DC voltage source is 
placed at the input of Fig. 5-24. The resulting storage capacitor voltage as well as output 
voltage are calculated through Pspice simulation and are to be compared with those 
obtained from state-space averaging method. The result is given in Fig. 5-26. To obtain 
these results, the following parameters are used and the duty ratio is fixed at 0=0.35: 
n=0.27, L=482.3pH, L~80.9pH, CS=820pF, Co=900pF,f,=50kHz and R=50n. It can be 
seen that when input voltage changes from 90V to 140V, both the model and the state- 
space averaging methods predict almost the same DC results, as shown by the perfect 
overlay of the two curves. 
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Fig. 5-26. Steady-state output and capacitor voltages from two approaches. 
The Pspice AC sweep function is used to generate the bode plots of the model. 
Fig. 5-27 shows the input-to-output and control-to-output frequency response of the 
derived model when DC input voltage is 120V and duty ratio is 0.34. These results are 
also compared with the bode plots obtained from the state-space averaging method 
presented in Chapter 4. It is noticed that they agree perfectly with each other at low 
frequency range. When frequency increases, the derived model predicts more phase 
delays which clearly indicate that the PFC converter discussed is not a second order 
system as is predicted by the state-space averaging method. In fact, the model presents a 
fourth order converter since there are four storage elements in the circuit. 
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Fig. 5-27. Bode plots of the small-signal fkequency responses of the derived model (O- 
state space averaging model, D -derived model). 
Figure 5-28 shows the closed loop load voltage transient waveform obtained fkom 
simulating the actual switching circuit and the derived model with a 120V DC input and a 
50R to lOOR load changes. It is seen that both responses are very close to each other. 
However, the cycle-by-cycle simulation result (thick line) resonates somewhat slower 
and also attenuates faster, which could be the effect of non-ideal diodes that are not 
considered in the derived model. In addition, the feedback controller is not optimized 
since the purpose is to evaluate how the derived model approximates the actual circuit 
performance. 
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Fig. 5-28. Load voltage transient waveforms predicted by simulating the actual circuit 
(thick line) and the model under 50n to lOOn load change. 
5.4.3 Application of the Modeling Technique to Other PFC Converters 
The extended PWM switch modeling technique that discussed in this section can 
be easily applied to derive many popular PFC converters. This method does not rely on 
identifying the three-terminal PWM switch structures. Instead, it concentrates on the 
charging and discharging of the inductor and the overall functionality of the switches. 
Figure 5-29 shows the large signal PWM switch models derived fkom the extended 
modeling technique for the two PFC converter circuits given in Figs. 1-7 (a) and 1-7(b) 
when they operate in DCM, in which, 
(a) Boost/flyback combination circuit 
(b) Boost/forward combination circuit 
Fig. 5-29. Large signal models for the PFC converters given in Figs. 1-7(a) and 1-7(b). 
5.5 Smw 
In this chapter, an implementation error of the DCM PWM switch model in the 
Pspice library is first identified and correction is provided. This modification enables 
power supply designers to correctly simulate the Boost converter. Then conduction losses 
in PWM converters are modeled and included in the PWM switch model based on 
equating the energy loss in the actual and average circuits. The resulting effect is that 
larger equivalent parasitic resistance is to be used in the model and this resistance is also 
duty ratio dependent. It is found that, in DCM PWM converters, conduction losses do not 
have significant effect on their dynamic responses except that open loop gain of the 
power stage is slightly reduced. It is also found that the steady state and dynamic 
behaviors of the Boost converter seem to be more sensitive to the conduction losses than 
that of the Buck converter. 
Finally a more generalized PWM modeling method is described. This method 
does not rely on finding the three-terminal switch structure that is usually not directly 
available in present S~-PFC converters. It can easily be applied to PFC converters in 
CCM or DCM operation as long as the charging and discharging voltage of the inductor 
is determined. 
CHAPTER 6 
CLOSED LOOP DESIGN OF A DISTRIBUTED POWER SUPPLY 
SYSTEM WITH POWER FACTOR CORRECTION 
6.1 Introduction 
Over more than thirty years, many alternative approaches for the design of 
switched-mode power supplies have been reported in the open literature. In many 
applications, the conventional centralized approach of using only a single bulky power 
processing unit was often a good choice. This bulky power unit or converter processes all 
the needed power and provides different voltage levels required by different loads or load 
converters. So far, extensive work has been done regarding the topological selection, 
analysis and design of this single converter scheme. System interaction between the 
single power converter and the downstream load converters were also studied [85, 861, 
where design guidelines ensuring stable operation of this scheme were developed in 
terms of output impedance of the former one and input impedance of the downstream 
converters. Although an optimized design cauld be achieved in some applications for this 
arrangement, it may lead to high manufacturing cost because of time and effort it takes 
for different power rating requirements. 
An alternative approach to the single converter scheme is the distributed power 
system (DPS) scheme. The DPS structure distributes the needed power among several 
smaller power converters and then connects them in parallel to provide a common DC 
voltage bus to power one or several loads. This structure not only relieves the excessive 
electrical stresses on power switches and other components in the centralized bulky 
converter, but also allows the smaller power supply converters to be designed and 
manufactured into standard "plug-in" modules to enable the ease of system expansion and 
maintenance. Aside fiom these attractive features, the performance of a DPS structure 
heavily relies on a carell  design of the control strategy to minimize the interactions 
among building modules. These interactions may develop a noticeable imbalance in the 
output current fiom module to module and degrade system performance and reliability. 
Figure 6-1 shows the block diagram for the centralized and distributed power 
supply systems. 
Power J I converter I 
48V DC Bus c 
(a) @) 
Fig. 6-1. Block diagram of two power supply systems: (a) centralized, (b) distributed. 
Stability and dynamic characteristics regarding parallel operation of DC/DC 
converters have been studied extensively with the loop gain concept and classical control 
theory [87,88]. In these studies, the parallel-connected converters were assumed identical 
so that a reduced-order power stage model can be used to avoid tedious calculations. In 
many off-line applications, it is desired that the distributed system must also provide high 
power factor and low THD when connected to the mains. However topics of DPS and 
PFC are usually discussed separately in the open literature. Paralleling of PFC converters 
has not been thoroughly studied and only a few papers were devoted to this subject [89]. 
Figure 6-2 shows a typical DPS in communication systems in which a number of AC/DC 
PFC converters provide the necessary DC power. In a DPS with PFC converters, line 
harmonic ciuTent suppression is also a critical issue in addition to other considerations in 
paralleling DC/DC converters. In this chapter, large signal transient behaviors for two 
parallel PFC converters discussed in the previous two chapters will be studies. The study 
will focus on closed-loop controller design of one DPS structure in achieving both high 
power factor in the input and equal load sharing between the two converter outputs. 
6.2 Closed-Loop Design of Two Parallel PFC Converters 
Description of Central Limit Control Scheme 
A uniform current distribution amolig paralleling modules is of primary concern 
in a DPS. One of the factors affecting uneven load sharing is the unbalanced cable 
resistance from the load to each module's output. It has been demonstrated [90] that even 
a small difference among cable resistances could drastically affect the output current of 
each module. Among various approaches the central limit control (CLC) scheme [go] 
shown in Fig. 6-3 is an effective one to control the current delivered by each module. In 
the CLC scheme, only a common reference voltage and one compensator are used. In 
order to achieve the desired current sharing, the current control signal of each converter is 
added to the output of the error compensator and the result is used as the control voltage 
of each PWM modulator. CLC scheme effectively minimizes the influence of circuit 
parameter discrepancies of each module on its output current and features precise output 
voltage regulation in DC/DC applications. 
---- 
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v d c  , 1 vlinc(t) 
dc/dc dc/dc PFC PFC 
converte~ converter converter. converter 
L 
DC bus #1 1 I DC bus #2 - - - - -  
dcldc dc/dc dcldc dc/dc dc/dc 
converter converter converter converter converter 
Fig. 6-2. Block diagram of a typical distributed power system. 
In many high power applications, PFC converters operating in continuous 
conduction mode (CCM) are usually implemented with the current mode control and a 
current loop is included. In these converters, the compensator and CLC outputs vcl and 
vc2 are used to determine the magnitude of the sinusoidal reference current. Thus the 
scheme shown in Fig. 6-3 is suitable for PFC converters in both CCM and DCM modes. 
In this scheme, we included the cable resistance for converter # 1 (Rcbl) and converter #2 
(Rcb2). Current sharing is controlled by properly distributing current control signals icl, ic2 
to each converter. 
PWM acldc PWM acldc 
converter # 1 converter #2 
4 4 
I ic2 
Central limit 
control 
Fig. 6-3. Block diagram of a CLC scheme. 
6.2.2 Voltage Loop Controller Design 
The major concern in simulating a closed-loop system is in the design of the 
compensator transfer function GC(s) to avoid unstable operation when the source voltage 
and/or load are subjected to large variations. These variations change the operation 
conditions of the converter circuits and therefore affect their dynamic characteristics. 
This effect becomes more pronounced in the low frequency range when these converters 
are operating in DCM conditions. Fig. 6-4 shows the bode plots of the control to output 
voltage transfer functions for each individual PFC converter discussed in Chapter 4 under 
220V line and two different load conditions. They are given by, 
13942.7(s + 4.32) 4, = V, = 220V, I,, = 1A 
s2 + 141.5s + 245.9 ' 
1971 8(s + 8.64) 
H d 2  = , V' = 220V, I,, = 2A 
s2 + 283s + 983.5 
0.1 1 10 100 1 -lo3 1 .lo4 
Frequency (radlsec) 
10 100 
Frequency (radlsec) 
(b) 
Fig. 6-4. Control-to-output voltage frequency response of the ACDC converter: 
(a) magnitude, (b) phase. 
More accurate transfer functions can be obtained directly from simulating the 
large circuit model derived in Chapter 5 (Fig. 5-24). 
Unlike in DCIDC power supplies, design of AC/DC converters requires that the 
crossover kequency of the voltage loop gain should be no greater than one-fourth or one- 
third of the line frequency to avoid degradation of the input power factor. Unfortunately 
the PFC power stage exhibits a relatively small phase delay in this frequency range 
(approximately 20"-40°), which makes it impossible to compensate with a common 2nd 
order compensator. A systematic approach led to a 3" order compensator design with its 
transfer function given as: 
With the above transfer function, voltage loop gain for each converter can be 
depicted when voltage sampling gain and modulator gain are considered and it is shown 
in Fig. 6-5. It is seen that this compensator results in a 45" phase margin at crossover 
fiequencyf,=16.7Hz when output current is 1 A. It also gives a 65' phase margin at the 
other load condition. 
The presence of non-zero Kbl and Rfb2 in Fig. 6-3 integrates the two converters 
into a mutually dependent system. Since current sharing and transient responses are 
concerned, a reduced-order power stage model as was used in [87, 881 can not be used. 
Studying the dynamic behavior of this system could be performed by cycle-by-cycle 
simulation of the actual PFC converter circuit. However, this approach is not encouraged 
as it may take many hours for a circuit simulator to run just several line cycles because of 
the wide separation between the switching and line frequencies. In addition, detailed 
information about component voltages and currents within a switching period is not 
necessary, as we are more interested in the response of "average" input current and 
output voltage and current in the time scale of line periods. Because of this reason, large 
signal averaged model is particularly suited for transient study of PFC converter systems. 
Its application will be illustrated in the next two sections. 
10 100 
Frequency (radlsec) 
(a) 
10 100 
Frequency (radlsec) 
Fig. 6-5. Voltage loop gain for each AC/DC converter: (a) magnitude, (b) phase. 
6.2.3 Current Loop Controller Design 
Figure 6-6 is the block diagram for the current sharing control. It shows how the 
voltage command signal vc (refer to Fig. 6-3) is modified and added to the signals icl and 
icz to influence the output voltage of each module. 
Use of a single voltage compensator poses some requirements on the design of 
current controller Gc,(s). First, let's consider the case when GCz{s) is a constant. Exact 
current distribution between the modules requires that current command icl, ic2 be 
superpositioned on v, to generate an appropriate output voltage and not be zero even if 
the current error signal i, is zero. However, this requirement could not be satisfied with a 
constant'$ain. Figure 6-7 shows the two output current with Gcz(s) = 0.2. It can be noticed 
that current error exists between the modules. 
Fig. 6-6. Central limit current control scheme. 
The above discussion suggests that the type of current loop gain be increased in 
order to achieve exact current sharing. The simplest approach is to include an integration 
stage in the loop. Inclusion of an integrator in the loop also contributes to the elimination 
of the influences on current distribution because of non-identical modules. As was 
discussed in [91], crossover frequency of the current loop gain should be much higher 
than that of the voltage loop gain to ensure stability and to improve current control. Since 
the crossover of the voltage loop is relatively low in PFC converters, a current loop 
crossover of two decades above the voltage loop crossover would guarantee a prompt 
action in the current control. Limiting current loop bandwidth also helps to avoid high 
frequency switching noises. Figure 6-8 shows the bode plot of current loop gain with 
1 o4 G, ( s )  = - . Figure 6-9 shows the corresponding output current of each module. It can 
S 
be seen that with an integration stage included in the current loop, exact current sharing is 
obtained. 
T i n e  
Fig. 6-7. Output current waveforms with GCl(s) =0.2. 
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6.3 Simulation Results of the DPS with Power Factor Correction 
The DPS utilizing CLC as shown in Fig. 6-3 was simulated using two 5OVDC 
output voltage modules operating at 50kHz switching frequency. Stability and current 
sharing ability were examined under different load conditions with different cable 
resistance (Rcbl=0.8Q and Rcb2=0.2R). First, actual converter module given in Fig. 4-1 
with circuit parameters specified in Section 4.3 was utilized to examine the CLC 
performance with a constant current controller (GCi(s) = 0.2) when the common load 
current io experiences a sudden increase (2A+4A) at t=8Oms. The results are shown in 
Fig. 6-10. Converter modules were then silbstituted by the large signal model given in 
Fig. 5-24 and almost identical waveforms were generated (Fig. 6-11). It should be 
pointed out that simulation with the large signal model took less than 1% of the time 
needed with the actual converter circuit and no convergence problems encountered. 
From Figs. 6-10 and 6-1 1, it can be seen that although the load voltage returns to 
the desired 50V, exact current sharing was not obtained. This could only be realized with 
an integration current controller as discussed in Section 6.2.3 and the waveforms are 
illustrated in Fig. 6-12. Notice that the transient waveform of the load voltage is not 
affected in these two cases. Fig. 6-13 shows that the averaged input current waveform is 
in phase with the line voltage. Its low frequency harmonic content, THD and the resulting 
power factor are listed in Tables 6-1 for the case when io is 4A. Clearly a high power 
factor @fi is obtained in the line input (97.9%). 
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Fig. 6-1 0. Simulation waveforms using the actual switching circuit and a constant current 
controller: (a) load voltage (vo), (b) output current of each converter. 
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Fig. 6- 1 1. Simulation waveforms using the large-signal model and a constant current 
controller: (a) load voltage (vo), (b) output current of each converter. 
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Fig. 6- 12. Simulation waveforms using the large-signal model and a constant current 
controller: (a) load voltage (vo), (b) output current of each converter. 
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Fig. 6-1 3. Input voltage and current waveforms with sudden load change 
Table 6-1. Harmonic contents in the line current (220V line and 4A load current) 
6.4 Summarv 
A parallel Distributed Power System (DPS) structure using two identical AC/DC 
PFC converters is presented in this chapter. Both voltage and current loop design of such 
a system is described based on the average model. It is suggested that a pole be placed in 
the current controller transfer function in order to achieve exact current sharing for a DPS 
utilizing central limit control scheme. The designed system achieved both high power 
factor at the input and stable load voltage regulation at the output. It also maintained a 
precise load current distribution even with unequal cable resistances from each converter 
output to the load. Use of the large signal average model can save a great deal of time and 
effort in analyzing such complex systems. 
CHAPTER 7 
CONCLUSIONS 
This dissertation is devoted to the dynamic modeling of switched-mode PWM 
converters with emphasis on single-switch single-stage power factor comection (s4-PFC) 
converters. Harmonic contents and power factors of PFC converters utilizing the classical 
PWM converte; the front-end stage are also calculated. 
It has been known that power factor and harmonic contents of PFC converters 
depend on the voltage conversion ratio of the front-end stage when it operates in DCM. 
These relationships are derived analytically in this dissertation. For s4-PFC converters, 
however, this voltage conversion ratio is not directly controllable but is dependent on 
converter topology and operation conditions. The analytical result obtained provides 
power supply designers a quantitative reference in evaluating input characteristics of their 
design. 
It is found that the small signal behavior of the PFC converter can be 
approximately determined using a DC input with its value equals the rms value of the AC 
line voltage. Although only one active switch is present in the s4-PFC converter to 
control the power transfer from the AC line to the load, the power flow actually passes 
through two cascaded processing stages. Interaction between these two stages introduces 
an extra LHP zero in the control-to-output transfer h c t i o n  if the fiont-end stage operates 
in DCM. This zero may bring some undesirable effects to the voltage controller design. 
This issue is discussed in Chapter 4. 
A new averaged modeling approach has been developed utilizing the PWM 
switch concept. Deriving a large signal model based on this approach relies on 
identifjmg the charging and discharging voltages applied to the inductors instead of 
relying on identifying the three-terminal PWM switch which, in most cases, does not 
exist in s4-PFC converters. Once these voltages are obtained, a fictitious switching 
network can be conceptualized to realize the functionality of the switch operation. This 
method is more accurate than the state-space averaging method since it remains the fill 
system order. It is also much easier to use and can be easily implemented into the Pspice 
library. The large signal model obtained is especially useful in feedback control loop 
design and transient response study for complex converter systems as has been shown in 
a distributed power supply system with povrer factor correction. 
Another important result obtained in this dissertation is that modeling of non-ideal 
PWM converters with conduction losses is studied. Th~s  issue has not been reported in 
the open literature except for converters operating in CCM and under small ripple 
conditions. The modeling approach proposed is based on the fact that the average and 
rms current values are different in every circuit branch of the PWM converter circuit. 
Maintaining equal conduction losses in the actual switchmg converter and its averaging 
model results in larger equivalent resistance to be used in the model. This resistance is 
also duty ratio dependent. Verification of the proposed method is provided with two 
examples using a Buck converter and a Boost converter operating in DCM. The result 
shows that the Boost converter is more sensitive to conduction losses with respect to 
steady state and small signal frequency responses. In addition, the proposed method gives 
the same model as that reported previously when the converter operates in CCM and 
under small ripple conditions. 
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